

# Model 500

## Description:

The state-of-the-art Model 500 Single Board Computer is fully compatible with the Ohio Scientific 48-pin bus and all Ohio Scientific Accessory Boards. The Model 500 is based on the 6502 microprocessor by MOS Technology. This chip is second sourced by Synertek and third sourced by Rockwell International. The Model 500 accepts 8 2K X 8 2616 Mask programmed ROMs (normally containing our 8K BASIC by Microsoft). 2704s, 2708s, 2716s, or similar parts can be used instead of the ROMs if the user has a custom application using his own software. Space is also provided for 4K of 2102-type RAM, an ACIA based serial interface which can be populated for RS-232 or 20ma current loop. Options include a PIA based parallel I/O port, 256K Memory Management (allows the system to address up to 256K memory), and up to three 1702-type PROMs.

## Applications:

The 500 CPU Board can be used as a powerful small system. It is especially powerful because it has "instant 8K BASIC" and because of its 4K of on-board RAM memory. It can also be used as the basis of a larger Challenger type system. It is capable of supporting additional memory, our 430B Audio Cassette Interface, our 440B Video Graphics Board, our Floppy Disk Drive, and all other peripheral devices offered by Ohio Scientific. If a person already has an Ohio Scientific system, the 500 Board can be used to store 8K BASIC in ROM and as a 4K RAM board.

## Specifications:

**Mechanical:** 8" X 10" G-10 Double-Sided Plated Through Hole Board

**Electrical:** +5 Volts at 2 Amps  
-9 Volts at 500ma

**Processors:** Supports the 6502 or 6502A. Can be used as the controller for the 560Z which offers Z-80 and 6100.

**PROM:** Supports three 1702-type PROMs. Ohio Scientific offers 65A Serial PROM Monitor, 65V Video PROM Monitor, and Floppy Disk Bootstrap PROMs.

**RAM:** Can support up to 4K X 8 2102 type RAM

**Firmware:** 8K BASIC in ROM (User can supply own software in ROM)

**Serial I/O:** Serial Interface can be configured for RS-232 or 20ma. loop.  
5 possible baud rates are jumper selectable.

**Other Features:** Buffering to drive up to 250 Ohio Scientific System Boards.  
Memory Management for up to 256K Bytes of Memory.  
PIA based parallel port also available.

# OHIO SCIENTIFIC

**product name/number**

500/C2-0/C2-1/C2-8V/C2-8S/C2-4P

**date**

8/77

**revision**

A


**page**

41

**status**

Production

**sheet 1 of 1**



④ - DENOTES REFERENCE TO DIAGRAM 4, ETC.

DIAGRAM 1 - SYSTEM OVERVIEW




DIAGRAM 2 - MICROPROCESSOR, CLOCK, ADDRESS AND DATA BUS




DIAGRAM 3- RAM IMPLEMENTATION

NOTES:

1. MODEL 500 WILL OPERATE WITH MONITOR PROMS IN ONE OF THREE CONFIGURATIONS, REQUIRING THE FOLLOWING BOARD MODIFICATIONS:

- (A.) ONE PROM AT IC-A5, ADDRESS  $\overline{\text{FEXX}}+\overline{\text{FFXX}}$ : NO MODIFICATION.
  - (B.) TWO PROMS AT IC-A5, A6, ADDRESS  $\overline{\text{FEXX}}$ ,  $\overline{\text{FFXX}}$  RESP: CUT AT K1, JUMPER J3 AND J4.
  - (C.) TWO PROMS AT IC-A5, A6, SWITCHABLE, ADDRESS  $\overline{\text{FEXX}}+\overline{\text{FFXX}}$  BOTH: CUT AT K2, INSTALL SW-1.
- IC-A4 MAY ALWAYS BE INSTALLED.






DIAGRAM 4- 1702-TYPE PROM IMPLEMENTATION

D8-D7:  
TO ON-BOARD  
DATA BUS  
(SEE DIA. 2.)



NOTES:

1. P = CONNECTION TO +5v. (PULLUP)
2. BOARD NORMALLY SET FOR SY231GB. SEE DIA. 6 FOR MODIFICATIONS FOR OTHER CHIPS.





DIAGRAM 5- ROM IMPLEMENTATION (8K)

SYNERTEK SY231GB	INTEL 2704	INTEL 2708	INTEL 2716	TI 2716	INTEL 2316E
CUT	CUT	CUT	CUT	CUT	CUT
NONE REQ'D.	K-3 K-4 K-5 K-10 K-11 K-12 K-13 K-14	K-3 K-4 K-5 K-10 K-11 K-12 K-13	K-3 K-4 K-6 K-7 K-8 K-9 K-10 K-11 K-12 K-13	K-3 K-4 K-6 K-7 K-8 K-9 K-10 K-11 K-12 K-13	K-10 K-11 K-13
JUMPER	JUMPER	JUMPER	JUMPER	JUMPER	JUMPER
	L2 p.7-p.6 p.8-p.1 p.9-p.2 L3 p.8-p.7 p.9-p.4 p.10-p.3 p.11-p.2 p.12-p.1	L2 p.7-p.6 p.8-p.1 p.9-p.2 L3 p.9-p.4 p.10-p.3 p.11-p.2 p.12-p.1	L2 p.7-p.6 p.8-p.1 p.9-p.2 L3 p.5-p.3 p.5-p.4	L2 p.8-p.1 p.9-p.2 p.11-p.6 p.12-p.5 p.13-p.4 p.14-p.3 L3 p.5-p.1 p.5-p.2 p.5-p.3 p.5-p.4	L3 p.9-p.4 p.10-p.3 p.12-p.1
NONE REQ'D.					

NOTE: L3 p.9-p.4 means jumper pin 9 to pin 4 of connector L3, etc.



(ABOVE) CONNECTORS L2 AND L3 SHOWING CUT POINTS. VIEW FROM REAR OF BOARD.




DIAGRAM 6- ROM JUMPER CONFIGURATION AND -5v POWER





DIAGRAM T- SERIAL INTERFACE





NOTES:

1. ALL PIA SIGNAL LINES ARE BI-DIRECTIONAL UNLESS OTHERWISE SHOWN.
2. PIA LINES PA0 & PA1 ARE SHARED BY PORT AND MEMORY MANAGEMENT LINES. BOARD CONFIGURATION WILL DETERMINE THE FUNCTION OF THESE LINES.

DIAGRAM B- PIA PORT





UPPER LEFT CORNER OF BOARD.  
VIEW FROM FRONT.)



PIA REGISTER  
ASSIGNMENTS:

- PA0
- PA1
- PA2
- PA3
- PA4
- PA5
- PA6
- PA7
- CA1
- CA2
- +5V
- GND
- PB0
- PB1
- PB2
- PB3
- PB4
- PB5
- PB6
- PB7
- CB1
- CB2
- +5V
- GND



PIA REGISTER  
ASSIGNMENTS:

- PA0
- PA1
- PA2
- PA3
- PA4
- PA5
- PA6
- PA7
- CA1
- CA2
- +5V
- GND
- PB0
- PB1
- PB2
- PB3
- PB4
- PB5
- PB6
- PB7
- CB1
- CB2
- +5V
- GND

UPPER LEFT CORNER OF BOARD.  
VIEW FROM FRONT.)

TABLE OF BAUD RATE CAPACITOR VALUES

BAUD	MIN	MID-RANGE	MAX
4800	.001 $\mu$ F	.002 $\mu$ F	.0027 $\mu$ F
2400	.0022	.0033	.0056
1200	.0045	.0068	.0110
300	.0179	.027	.0446
110	.0489	.082	.1216

MID-RANGE CAPACITANCE VALUES ARE RECOMMENDED, HOWEVER ANY VALUE BETWEEN MIN AND MAX MAY BE SUBSTITUTED. ALL VALUES ARE IN  $\mu$ F.

MODEL 510 I/O CONNECTIONS

MODEL 500 I/O CONNECTIONS