

60458100

 CONTROL DATA

**CYBER 170 STATE
VIRTUAL STATE**

CODES BOOKLET

REVISION RECORD

REV	DESCRIPTION
A (12-21-82)	Manual released.
B (07-15-84)	Revised per PCO 45823 to add support of CYBER 180 Models 810, 830, 835, 845, 850, 855, 860, and 990 to existing Codes Booklet. Because extensive changes are made, change bars and dots are not used and all pages reflect the latest revision level. This edition obsoletes all previous editions.
C (06-26-86)	Manual revised; includes Engineering Change Order 47774. Front cover, inside front cover, and pages 2 through 4, and 7 are revised. Inside back cover information and page 4.1/4.2 are added.
D (12-01-86)	Manual revised; includes Engineering Change Order 48390. Front cover, inside front cover, 2 through 4.2, 7, and inside back cover are revised. Pages 28.1 and 28.2 are added.
E (04-24-87)	Manual revised; includes Engineering Change Order 48575. Front cover, 2 through 4.1, 7, and inside back cover are revised.
F (08-01-88)	Manual revised; includes Publications Change Order 49674. Because extensive changes are made, change bars and dots are not used and all pages reflect the latest revision level. This edition obsoletes all previous editions.

Publication No. 60458100

Revision letters I, O, Q, S, X, and Z are not used.

Address comments to:

Control Data
Technical Publications
4201 North Lexington Avenue
St. Paul, Minnesota 55126-6198

©1982, 1984, 1986, 1987, 1988
by Control Data Corporation
All Rights Reserved
Printed in USA

PREFACE

This codes booklet summarizes all instructions and codes for the CONTROL DATA® CYBER 170 Computer Systems, Models 815, 825, 835, 845, and 855, the CDC® CYBER 180 Computer Systems, Models 810, 830, 835, 840, 845, 850, 855, 860, and 990, and the CDC CYBER 840S, 845S, 855S, 840A, 850A, 860A, 870A, 960, 962, 992, 994, 990E, and 995E Computer Systems.

The information in this booklet is from the hardware reference manuals listed in the system publication indexes which follow. This information does not supplant nor is it as complete as the information contained in the reference manuals. The reference manuals are, at all times, more authoritative, reliable, and current than the codes booklet.

Refer to the Literature and Distribution Services Catalog for the latest manual revision levels and literature ordering procedures.

SYSTEM PUBLICATION INDEX

HARDWARE REFERENCE MANUALS

CDC CYBER 170/180
MODELS 810, 815, 825, 830, 835, 840, 845,
850, 855, 860, 865, 875, AND 990
CYBER 840S, 845S, 855S, 840A, 850A, 860A,
870A, 990E, 995E, 992, AND 994

CYBER 170 STATE HARDWARE REFERENCE MANUALS

CYBER 170 MODELS 815 AND 825
(CYBER 170 STATE)
HARDWARE REFERENCE MANUAL
60463350

CYBER 180 MODELS 810 AND 830
(CYBER 170 STATE)
HARDWARE REFERENCE MANUAL
60463420

CYBER 170 MODELS 835, 845, AND 855
CYBER 180 MODELS 835, 840,
845, 850, 855, 860, AND 990
CYBER 990E, 995E, AND 994
(CYBER 170 STATE)
HARDWARE REFERENCE MANUAL
60463290

CYBER 170 MODELS 865 AND 875
(CYBER 170 STATE)
HARDWARE REFERENCE MANUAL
60458920

CYBER 840S, 845S, AND 855S
(CYBER 170 STATE)
HARDWARE REFERENCE MANUAL
60463390

CYBER 840A, 850A, 860A, AND 870A
(CYBER 170 STATE)
HARDWARE REFERENCE MANUAL
60463560

VIRTUAL STATE HARDWARE REFERENCE MANUALS

CYBER 180 MODELS 810 AND 830
(VIRTUAL STATE) VOLUME I
HARDWARE REFERENCE MANUAL
60463680

CYBER 170/180 MODEL 835
(VIRTUAL STATE) VOLUME I
HARDWARE REFERENCE MANUAL
60463690

CYBER 170 MODELS 845 AND 855
CYBER 180 MODELS 840, 845, 850,
855, AND 860
(VIRTUAL STATE) VOLUME I
HARDWARE REFERENCE MANUAL
60461320

CYBER 180 MODEL 990
CYBER 990E, 995E, 992, AND 994
(VIRTUAL STATE) VOLUME I
HARDWARE REFERENCE MANUAL
60462090

CYBER 170 MODELS 815, 825, 835,
845, AND 855
CYBER 180 MODELS 810, 830, 835,
840, 845, 850, 855, 860, AND 990
CYBER 990E, 995E, 992, AND 994
(VIRTUAL STATE) VOLUME II
HARDWARE REFERENCE MANUAL
60458890

CYBER 840S, 845S, AND 855S
(VIRTUAL STATE) VOLUME I
HARDWARE REFERENCE MANUAL
60463400

CYBER 840S, 845S, AND 855S
(VIRTUAL STATE) VOLUME II
HARDWARE REFERENCE MANUAL
60463410


CYBER 840A, 850A, 860A, AND 870A
(VIRTUAL STATE) VOLUME I
HARDWARE REFERENCE MANUAL
60463570

CYBER 840A, 850A, 860A, AND 870A
(VIRTUAL STATE) VOLUME II
HARDWARE REFERENCE MANUAL
60463580

604634-10-C

SYSTEM PUBLICATION INDEX


CYBER 840S, 845S, 852S, 840A, 850A, 860A, AND 870A
HARDWARE MANUALS



6046340-14-A

SYSTEM PUBLICATION INDEX

CDC CYBER 180 MODEL 990
CDC CYBER 990E, 995E, 992, 994
HARDWARE MANUALS



SYSTEM 990 E
604636-40-15-B

CYBER 960/962 HARDWARE MANUALS

SYSTEM MANUALS	EQUIPMENT MANUALS
<p>Site Preparation</p> <div style="display: flex; justify-content: space-between;"> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p>General Information Site Preparation</p> <p style="text-align: center;">60275100</p> </div> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p>Mainframe Complex Data Site Preparation</p> <p style="text-align: center;">60000119</p> </div> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p>Peripheral Equipment Data Site Preparation</p> <p style="text-align: center;">60275300</p> </div> </div> <p>Installation</p> <div style="border: 1px solid black; padding: 2px; width: 100%;"> <p>Mainframe Installation and Checkout</p> <p style="text-align: center;">40000120</p> </div> <p>Operation</p> <div style="display: flex; justify-content: space-between;"> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p>Virtual State Hardware Reference Volume 1</p> <p style="text-align: center;">60000132</p> </div> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p>Virtual State Hardware Reference Volume 2</p> <p style="text-align: center;">60000133</p> </div> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p>CYBER 170 State Hardware Reference</p> <p style="text-align: center;">60000127</p> </div> </div> <div style="border: 1px solid black; padding: 2px; width: 100%; margin-top: 10px;"> <p>1900J System Console Operations/Maintenance Guide</p> <p style="text-align: center;">60463810</p> </div> <p>Troubleshooting</p> <div style="border: 1px solid black; padding: 2px; width: 100%;"> <p>System Troubleshooting Guide</p> <p style="text-align: center;">60000122</p> </div> <p>Site Preparation</p> <div style="border: 1px solid black; padding: 2px; width: 100%;"> <p>System Codes Booklet</p> <p style="text-align: center;">60458100</p> </div>	<p>Central Processing Unit (CPU)</p> <div style="display: flex; justify-content: space-between;"> <div style="border: 1px solid black; padding: 2px; width: 45%;"> <p>CPU Hardware Mainframe</p> <p style="text-align: center;">80000123</p> </div> <div style="border: 1px solid black; padding: 2px; width: 45%;"> <p>CPU Theory and Diagrams</p> <p style="text-align: center;">60000118</p> </div> </div> <p>Mainframe Power and Environmental</p> <div style="display: flex; justify-content: space-between;"> <div style="border: 1px solid black; padding: 2px; width: 45%;"> <p>Mainframe Power and Environmental Subsystem Hardware Maintenance</p> <p style="text-align: center;">60000125</p> </div> <div style="border: 1px solid black; padding: 2px; width: 45%;"> <p>Mainframe Power and Environmental Subsystem Theory and Diagrams</p> <p style="text-align: center;">60000121</p> </div> </div> <p>Input/Output Unit (IOU)</p> <div style="border: 1px solid black; padding: 2px; width: 100%;"> <p>IOU Hardware Maintenance</p> <p style="text-align: center;">60000130</p> </div> <div style="margin-top: 10px;"> <p style="text-align: center;">CYBER 960 IOU Manuals</p> <div style="display: flex; justify-content: space-around;"> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p>IOU Theory and Diagrams Levels 0-3</p> <p style="text-align: center;">60363540</p> </div> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p>IOU Diagrams Level 4</p> <p style="text-align: center;">60462210</p> </div> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p style="text-align: center;">Wire Lists Microfiche</p> <p style="text-align: center;">60000134</p> </div> </div> </div> <div style="margin-top: 10px;"> <p style="text-align: center;">CYBER 962 IOU Manuals</p> <div style="display: flex; justify-content: space-around;"> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p>IOU Theory and Diagrams Levels 0-3</p> <p style="text-align: center;">60000235</p> </div> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p>IOU Diagrams Level 4</p> <p style="text-align: center;">60000236</p> </div> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p style="text-align: center;">Wire Lists Microfiche</p> <p style="text-align: center;">60000135</p> </div> </div> </div> <p>Motor Generator and Control Cabinet (MG Sets)</p> <div style="display: flex; justify-content: space-between;"> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p>25-kVA Frequency Converter Hardware Maintenance</p> <p style="text-align: center;">60456520</p> </div> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p>40-kVA Control Cabinet and Motor Generator Hardware Maintenance</p> <p style="text-align: center;">60454720</p> </div> <div style="border: 1px solid black; padding: 2px; width: 30%;"> <p>MG Interface Unit Hardware Maintenance</p> <p style="text-align: center;">60000124</p> </div> </div>

02240

CONTENTS

Introduction	11
Central Processor Instruction Formats (CYBER 170 State)	11
CYBER 170 State Instructions	15
Central Processor Instruction Formats (Virtual State)	18
Virtual State System Instructions	21
Virtual State General Instructions	22
Virtual State Floating-Point Instructions	25
Virtual State BDP Instructions	26
BDP Descriptor	26
Virtual State Vector Instructions	27
Interrupt Conditions	29
Peripheral Processor Instruction Formats (Virtual State and CYBER 170 State)	44
PP Instructions (Virtual State and CYBER 170 State)	45
Virtual State Exchange Package	48
Interstate Exchange Package	49
Detail for Virtual State and Interstate Exchange Packages	50
CYBER 170 State Exchange Package	50
Stack Frame Save Area	51
Stack Frame Save Area Descriptor	51
Code Base Pointer - CBP	51
Program Address Register - P Register	52
Segment Descriptor Table Entry - SDE	52
Page Descriptor	52
Processor Register Definitions and Accesses	53

Purge Buffer (05)	53
Monitor Condition Register (42)	54
User Condition Register (43)	54
BDP Data Types	56
Floating Point Representation	57
Character Set	58
Glossary	60

FIGURES

1 CP CYBER 170 State INstruction Formats	12
--	----

TABLES

1 CP CYBER 170 State Instruction Designators	13
2 PP Instruction Designators	43

INTRODUCTION

This codes booklet is a concise summary of all instructions and codes related to the CYBER 170 Series 800 Computer Systems, the CYBER 180 Series 800 and 900 Computer Systems, and the CYBER 840S, 845S, 855S, 840A, 850A, 860A, 870A, 960, 962, 992, 994, 990E, and 995E Computer Systems. This booklet is an abstract of the computer system hardware reference manual and is not intended for use as a stand alone document. Refer to the appropriate hardware reference manual listed in the preface for detailed information. All mnemonics listed in this booklet apply to the COMPASS assembly language.

CENTRAL PROCESSOR INSTRUCTION FORMATS (CYBER 170 STATE)

CYBER 170 State central processor (CP) instructions use the rightmost 60 bits in the 64-bit word. The leftmost 4 bits are undefined. For these instructions, the most significant bit is bit 59 and the least significant bit is bit 0.

Program instruction words are divided into 15-bit fields called parcels. The first parcel (parcel 0) is the highest-order 15 bits of the 60-bit word. The second, third, and fourth parcels (parcels 1, 2, and 3) follow in order. Figure 1 shows possible parcel arrangements for instructions within a program instruction word. Table 1 lists and defines the instruction designators. The complete CYBER 170 State instruction set is listed following figure 1 and table 1.

An instruction may occupy one, two, or four parcels. This arrangement depends upon the instruction format. When an instruction occupies two parcels, it must occupy two parcels within the same program word. A program word may be filled with a one-parcel pass instruction or an instruction acting as a two-parcel pass instruction. These instructions are used to fill a program word when it is necessary to place a particular instruction in the first parcel of a program word or to avoid starting a two-parcel instruction in the fourth parcel of a program word. Pass instructions may also be used for branch entry points because a branch instruction destination address must begin with a new word. One-parcel pass instructions are 460xx through 463xx. Instructions 60xxx through 62xxx may be used as two-parcel pass instructions by setting the *i* instruction designator to zero.




Figure 1. CP CYBER 170 State Instruction Formats

Table 1. CP CYBER 170 State
Instruction Designators (Sheet 1 of 2)

Designator	Description
Opcode	6-bit/9-bit field specifying instruction operation code.
i,j,k	3-bit code specifying one of eight registers.
jk	6-bit code specifying amount of shift or mask.
K	18-bit operand or address.
x	Unused designator.
A	One of eight 18-bit address registers.
B	One of eight 18-bit index registers; B0 is fixed and equal to zero.
X	One of eight 60-bit operand registers.
()	Content of the word at a central memory address.

Table 1. CP CYBER 170 State
Instruction Designators (Sheet 2 of 2)

Designator	Description
C1*	Offset (character address) of the first character in the first word of the source field.
C2*	Character address of the first character in the first word of the result field.
K1*	18-bit address indicating the central memory location of the first (leftmost) character of the source field.
K2*	18-bit address indicating the central memory location of the first (leftmost) character of the source field.
LL*	Lower 4 bits of the field length (character count) for a move or compare instruction; used with LU to specify field length.
LU*	Upper 9 bits of the field length; (character count) for indirect move instruction or the upper 3 bits for direct instructions; used with LL to specify field length.

* Applicable to compare/move instructions only.

CYBER 170 STATE INSTRUCTIONS (Sheet 1 OF 3)

OP CODE	MNEMONIC	NAME	OP CODE	MNEMONIC	NAME
00xxx	PS	ERROR EXIT TO MA OR PROGRAM STOP	036jK	DF	BRANCH TO K IF (Xj) DEFINITE
010xK	RJ	RETURN JUMP TO K	037jK	ID	BRANCH TO K IF (Xj) INDEFINITE
011jK	REC Bj+K	BLOCK COPY (Bj)+K WORDS FROM (X0)+(RAe) TO (A0)+(RAc)	04ijK	EQ	BRANCH TO K IF (Bi)=(Bj)
012jK	WEC Bj+K	BLOCK COPY (Bj)+K WORDS FROM (A0)+(RAc) TO (X0)+(RAe)	05ijK	NE	BRANCH TO K IF (Bi)≠(Bj)
013jK	XJ Bj+K	CENTRAL EXCHANGE JUMP TO (Bj)+K (MONITOR FLAG SET)	06ijK	GE	BRANCH TO K IF (Bi) ≥ (Bj)
013xx	XJ	CENTRAL EXCHANGE JUMP TO MA (MONITOR FLAG NOT SET)	07ijK	LT	BRANCH TO K IF (Bi) < (Bj)
014jk	RXj Xk	READ ONE WORD FROM ((Xk)+RAe) TO Xj	10ijx	BXi Xj	TRANSMIT (Xj) TO Xi
015jk	WXj Xk	WRITE ONE WORD FROM Xj TO ((Xk)+RAe)	11ijk	BXi Xj*Xk	LOGICAL PRODUCT OF (Xj) AND (Xk) TO Xi
016jk	RC	READ FREE RUNNING COUNTER	12ijk	BXi Xj+Xk	LOGICAL SUM OF (Xj) AND (Xk) TO Xi
017jk	RT	TRAP 180	13ijk	BXi Xj-Xk	LOGICAL DIFFERENCE OF (Xj) AND (Xk) TO Xi
02ixK	JP	JUMP TO (Bi)+K	14ixk	BXi -Xk	TRANSMIT COMPLEMENT OF (Xk) TO Xi
030jK	ZR	BRANCH TO K IF (Xj)=0	15ijk	BXi -Xk*Xj	LOGICAL PRODUCT OF (Xj) AND COMPLEMENT OF (Xk) TO Xi
031jK	NZ	BRANCH TO K IF (Xj)≠0	16ijk	BXi -Xk+Xj	LOGICAL SUM OF (Xj) AND COMPLEMENT OF (Xk) TO Xi
032jK	PL	BRANCH TO K IF (Xj) POSITIVE	17ijk	BXi -Xk-Xj	LOGICAL DIFFERENCE OF (Xj) AND COMPLEMENT OF (Xk) TO Xi
033jK	NG	BRANCH TO K IF (Xj) NEGATIVE	20ijk	LXi jk	LEFT SHIFT (Xi) BY jk
034jK	IR	BRANCH TO K IF (Xj) IN RANGE	21ijk	AXi jk	RIGHT SHIFT (Xi) BY jk
035jK	OR	BRANCH TO K IF (Xj) OUT OF RANGE	22ijk	LXi Bj Xk	LEFT SHIFT (Xk) NOMINALLY (Bj) PLACES TO Xi

CYBER 170 STATE INSTRUCTIONS (Sheet 2 OF 3)

OP CODE	MNEMONIC	NAME	OP CODE	MNEMONIC	NAME
23ijk	AXi Bj Xk	RIGHT SHIFT (Xk) NOMINALLY (Bj) PLACES TO Xi	50ijk	SAi Aj±K	SET Ai TO (Aj)+K
24ijk	NXi Bj Xk	NORMALIZE (Xk) TO Xi AND Bj	51ijk	SAi Bj±K	SET Ai TO (Bj)+K
25ijk	ZXi Bj Xk	ROUND NORMALIZE (Xk) TO Xi AND Bj	52ijk	SAi Xj±K	SET Ai TO (Xj)+K
26ijk	UXi Bj Xk	UNPACK (Xk) TO Xi AND Bj	53ijk	SAi Xj+Bk	SET Ai TO (Xj)+(Bk)
27ijk	PXi Bj Xk	PACK (Xk) AND (Bj) TO Xi	54ijk	SAi Aj+Bk	SET Ai TO (Aj)+(Bk)
30ijk	FXi Xj+Xk	FLOATING SUM OF (Xj) AND (Xk) TO Xi	55ijk	SAi Aj-Bk	SET Ai TO (Aj)-(Bk)
31ijk	FXi Xj-Xk	FLOATING DIFFERENCE OF (Xj) AND (Xk) TO Xi	56ijk	SAi Bj+Bk	SET Ai TO (Bj)+(Bk)
32ijk	DXi Xj+Xk	FLOATING DOUBLE-PRECISION SUM OF (Xj) AND (Xk) TO Xi	57ijk	SAi Bj-Bk	SET Ai TO (Bj)-(Bk)
33ijk	DXi Xj-Xk	FLOATING DOUBLE-PRECISION DIFFERENCE OF (Xj) AND (Xk) TO Xi	60ijk	SBi Aj±K	SET Bi TO (Aj)+K
34ijk	RXi Xj+Xk	ROUND FLOATING SUM OF (Xj) AND (Xk) TO Xi	61ijk	SBi Bj±K	SET Bi TO (Bj)+K
35ijk	RXi Xj-Xk	ROUND FLOATING DIFFERENCE OF (Xj) AND (Xk) TO Xi	62ijk	SBi Xj±K	SET Bi TO (Xj)+K
36ijk	IXi Xj+Xk	INTEGER SUM OF (Xj) AND (Xk) TO Xi	63ijk	SBi Xj+Bk	SET Bi TO (Xj)+(Bk)
37ijk	IXi Xj-Xk	INTEGER DIFFERENCE OF (Xj) AND (Xk) TO Xi	64ijk	SBi Aj+Bk	SET Bi TO (Aj)+(Bk)
40ijk	FXi Xj*Xk	FLOATING PRODUCT OF (Xj) AND (Xk) TO Xi	65ijk	SBi Aj-Bk	SET Bi TO (Aj)-(Bk)
			66ijk	SBi Bj+Bk	SET Bi TO (Bj)+(Bk)
			660jk	CRXj Xk	READ CM AT (Xk) TO Xj
			67ijk	SBi Bj-Bk	SET Bi TO (Bj)-(Bk)
			670jk	CWXj Xk	WRITE Xj INTO CM AT (Xk)
			70ijk	SXi Aj±K	SET Xi TO (Aj)+K
			71ijk	SXi Bj±K	SET Xi TO (Bj)+K
			72ijk	SXi Xj±K	SET Xi TO (Xj)+K
			73ijk	SXi Xj+Bk	SET Xi TO (Xj)+(Bk)

CYBER 170 STATE INSTRUCTIONS (Sheet 3 OF 3)

OP CODE	MNEMONIC	NAME	OP CODE	MNEMONIC	NAME
41ijk	RXi Xj*Xk	ROUND FLOATING PRODUCT OF (Xj) AND (Xk) TO Xi	74ijk	SXi Aj+Bk	SET Xi TO (Aj)+(Bk)
42ijk	DXi Xj*Xk	FLOATING DOUBLE-PRECISION PRODUCT OF (Xj) AND (Xk) TO Xi	75ijk	SXi Aj-Bk	SET Xi TO (Aj)-(Bk)
43ijk	MXi jk	FORM MASK OF jk BITS TO Xi	76ijk	SXi Bj+Bk	SET Xi TO (Bj)+(Bk)
44ijk	FXi Xj/Xk	FLOATING DIVIDE (Xj) BY (Xk) TO Xi	77ijk	SXi Bj-Bk	SET Xi TO (Bj)-(Bk)
45ijk	RXi Xj/Xk	ROUND FLOATING DIVIDE (Xj) BY (Xk) TO Xi			
460xx	NO	PASS			
464jK	IM	MOVE INDIRECT*			
465	DM	MOVE DIRECT*			
466	CC	COMPARE COLLATED*			
467	CU	COMPARE UNCOLLATED*			
47ixk	CXi Xk	POPULATION COUNT OF (Xk) TO Xi			

*INSTRUCTIONS 464 THROUGH 467
ARE DETECTED AS UNIMPLEMENTED
INSTRUCTIONS IN THE C170 STATE.

CENTRAL PROCESSOR INSTRUCTION FORMATS (VIRTUAL STATE)

Virtual State central processor (CP) instructions use the entire 64 bits in the 64-bit word. For these instructions, the most significant bit is bit 59 and the least significant bit is bit 0.

Program instruction words are divided into 16-bit fields called parcels. The first parcel (parcel 0) is the lowest-order 16 bits of the 64 bit word. The second, third, and fourth parcels (parcels 1, 2, and 3) follow in order.

An instruction may occupy one or two parcels. Since Virtual State instructions are byte-addressable rather than word-addressable (CYBER 170 State), two-parcel instructions can span instruction-word boundaries without the insertion of pass (no-op) instructions.


Virtual State instructions are noninterruptible. The CP always prevalidates an instruction before executing it.

The Virtual State CP instructions comprise the following five groups. (The instructions are listed by group after the Virtual State instruction formats described in the following paragraphs.)


- System
- General
- Floating point (FP)
- Business data processing (BDP)
- Vector

The Virtual State CP Virtual State instructions are 16 or 32 bits long and have four basic formats.

Format jkiD (32 Bits)




Format SjkID (32 Bits)



<u>Field</u>	<u>Description</u>
Opcode	Operation code.
j,k,i	Register designators.
D	Signed shift count, positive displacement, or bit string descriptor.
S	Suboperation code.

Business data processing (BDP) instructions using these formats also have one or two 64-bit data descriptor words which are stored in CM immediately after the instruction.


Format jk (16 Bits)



<u>Field</u>	<u>Description</u>
Opcode	Operation Code.
j	Register designator, suboperation code, or immediate operand.
k	Register designator or immediate operand.

BDP instructions using this format have two data descriptor words which are stored in CM immediately after the instruction. (Refer to BDP Data Descriptors later in this manual.)

Format jkQ (32 Bits)



<u>Field</u>	<u>Description</u>
Opcode	Operation code.
j,k	Register designators, suboperation codes, or immediate operand value.
Q	Signed displacement or immediate operand value.

VIRTUAL STATE SYSTEM INSTRUCTIONS

OP CODE	FORMAT	MNEMONIC	NAME	ADDRESS FIELD
B5 B0 04 06 02 03	jkQ jkQ jk jk jk jk	CALLSEG CALLREL RETURN POP EXCHANGE INTRUPT	CALL INDIRECT CALL RELATIVE RETURN POP EXCHANGE PROCESSOR INTERRUPT	LABEL, Aj, Ak ↓ ↓ ↓ (BLANK) Xk
9F 14 B4	jkQ jk jkQ	BRCR LBSET CMPXA	BRANCH ON CONDITION REGISTER TEST AND SET BIT COMPARE SWAP	j, k, LABEL Xk, Aj, X0 Xk, Aj, X0, Q
16 17	jk jk	TPAGE LPAGE	TEST AND SET PAGE LOAD PAGE TABLE INDEX	Xk, Aj Xk, Xj, X1
0E 0F 08	jk jk jk	CPYSX CPYXS CPYTX	COPY FROM STATE REGISTER COPY TO STATE REGISTER COPY FREE RUNNING COUNTER	Xk, Xj ↓ ↓
05 B1 C0-C7 00	jk KEYPOINT SjkiD jk	PURGE KEYPOINT EXECUTE,S (S=0-7) HALT	PURGE BUFFER RESERVED EXECUTE ALGORITHM PROGRAM ERROR	Xj, k j, Xk, Q i, k, i, D (BLANK)
01	jk	SYNC	SCOPE LOOP SYNC	(BLANK)

VIRTUAL STATE GENERAL INSTRUCTIONS (Sheet 1 OF 3)

OP CODE	FORMAT	MNEMONIC	NAME	ADDRESS FIELD
A2	jkID	LXI	LOAD WORD INDEXED	Xk, Aj, Xi, D
82	jkQ	LX	LOAD WORD	Xk, Aj, Q
A3	jkID	SXI	STORE WORD INDEXED	Xk, Aj, Xi, D
83	jkQ	SX	STORE WORD	Xk, Aj, Q
D0-D7	SjkiD	LBYTES,S (S=1-8)	LOAD BYTES, IMMEDIATE	Xk, Aj, Xi, D
D8-DF	SjkiD	SBYTES,S (S=1-8)	STORE BYTES, IMMEDIATE	↓ ↓ ↓ ↓
A4	jkID	LBYT,X0	LOAD BYTES	↓ ↓ ↓ ↓
A5	jkID	SBYT,X0	STORE BYTES	↓ ↓ ↓ ↓
88	jkQ	LBIT	LOAD BIT	Xk, Aj, Q, X0
89	jkQ	SBIT	STORE BIT	↓ ↓ ↓ ↓
A0	jkID	LAI	LOAD ADDRESS, INDEXED	Ak, Aj, Xi, D
84	jkQ	LA	LOAD ADDRESS	Ak, Aj, Q
A1	jkID	SAI	STORE ADDRESS, INDEXED	Ak, Aj, Xi, D
85	jkQ	SA	STORE ADDRESS	Ak, Aj, Q
80	jkQ	LMULT	LOAD MULTIPLE	Xk, Aj, Q
81	jkQ	SMULT	STORE MULTIPLE	↓ ↓ ↓
24	jk	ADDX	INTEGER SUM	Xk, Xj
25	jk	SUBX	INTEGER DIFFERENCE	↓ ↓
26	jk	MULX	INTEGER PRODUCT	↓ ↓
27	jk	DIVX	INTEGER QUOTIENT	X1, Xj, Xk
2D	jk	CMPX	INTEGER COMPARE*	Xk, Xj, Q
8B	jkQ	ADDXQ	INTEGER SUM SIGNED IMMEDIATE	Xk, j
10	jk	INCX	INTEGER SUM IMMEDIATE	↓ ↓
11	jk	DECX	INTEGER DIFFERENCE IMMEDIATE	↓ ↓
B2	jkQ	MULXQ	INTEGER PRODUCT SIGNED IMMEDIATE	Xk, Xj, Q

* COMPARE RESULTS BITS 32, 33

Xj = Xk	00	
Xj > Xk	01	
INDEFINITE	10	(FP ONLY)
Xj < Xk	11	

VIRTUAL STATE GENERAL INSTRUCTIONS (Sheet 2 OF 3)

OP CODE	FORMAT	MNEMONIC	NAME	ADDRESS FIELD
94 95 96 97 9C	jkQ jkQ jkQ jkQ jkQ	BRXEQ BRXNE BRXGT BRXGE BRINC	BRANCH ON EQUAL BRANCH ON NOT EQUAL BRANCH ON GREATER THAN BRANCH ON GREATER THAN OR EQUAL BRANCH AND INCREMENT	Xj, Xk, LABEL ↓ ↓ ↓
20 21 22 23 2C	jk jk jk jk jk	ADDR SUBR MULR DIVR CMPR	HALF WORD INTEGER SUM HALF WORD INTEGER DIFFERENCE HALF WORD INTEGER PRODUCT HALF WORD INTEGER QUOTIENT HALF WORD INTEGER COMPARE	Xk, Xj ↓ ↓ X1, Xj, Xk
8A 28 29 8C 90 91 92 93	jkQ jk jk jkQ jkQ jkQ jkQ jkQ	ADDRQ INCR DECR MULRQ BRREQ BRRNE BRRGT BRRGE	HALF WORD INTEGER SUM SIGNED IMMEDIATE HALF WORD INTEGER SUM IMMEDIATE HALF WORD INTEGER DIFFERENCE IMMEDIATE HALF WORD INTEGER PRODUCT SIGNED IMMEDIATE BRANCH ON HALF WORD EQUAL BRANCH ON HALF WORD NOT EQUAL BRANCH ON HALF WORD GREATER THAN BRANCH ON HALF WORD GREATER THAN OR EQUAL	Xk, Xj, Q Xk, j ↓ ↓ Xk, Xj, Q Xj, Xk, LABEL ↓ ↓ ↓
0D 0B 09 0A 0C	jk jk jk jk jk	CPYXX CPYAX CPYAA CPYXA CPYRR	COPY FULL WORD COPY ADDRESS A TO X COPY ADDRESS A TO A COPY ADDRESS X TO A COPY HALF WORD	Xk, Xj Xk, Aj Ak, Aj Ak, Xj Xk, Xj
8E 2A 8F	jkQ jk jkQ	ADDAQ ADDAX ADDPXQ	ADDRESS INCREMENT SIGNED IMMEDIATE ADDRESS INCREMENT INDEXED ADDRESS RELATIVE	Ak, Aj, Q Ak, Xj Ak, Xj, Q

VIRTUAL STATE GENERAL INSTRUCTIONS (Sheet 3 OF 3)

OP CODE	FORMAT	MNEMONIC	NAME	ADDRESS FIELD
3D 3E 8D 3F 1F	jk jk jkQ jk jk	ENTP ENTN ENTE ENTL ENTZ ENTO ENTS	ENTER IMMEDIATE POSITIVE ENTER IMMEDIATE NEGATIVE ENTER SIGNED IMMEDIATE ENTER X0 IMMEDIATE LOGICAL ENTER ZEROS ENTER ONES ENTER SIGNS	Xk, j ↓ Xk, Q X0, jk Xk Xk X1, jk
39 87 B3	jk jkQ jkQ	ENTX ENTC ENTA	ENTER X1 IMMEDIATE LOGICAL ENTER X1 SIGNED IMMEDIATE ENTER X0 SIGNED IMMEDIATE	X1, jkQ X0, jkQ
A8 A9 AA	jkiD jkiD jkiD	SHFC SHFX SHFR	SHIFT CIRCULAR SHIFT FULL WORD SHIFT HALF WORD	Xk, Xj, Xi, D ↓ ↓ ↓ ↓
18 19 1A 1B 1C	jk jk jk jk jk	IORX XORX ANDX NOTX INHx	LOGICAL SUM LOGICAL DIFFERENCE LOGICAL PRODUCT LOGICAL COMPLEMENT LOGICAL INHIBIT	Xk, Xj ↓ ↓
AC AD AE	jkiD jkiD jkiD	ISOM ISOB INSB	ISOLATE BIT MASK ISOLATE INSERT	Xk, Xi, D Xk, Xj, Xi, D ↓ ↓ ↓ ↓
1E 9D 2E 2F	jk jkQ jk jk	MARK BRSEG BRREL BRDIR	MARK TO BOOLEAN BRANCH ON SEGMENTS UNEQUAL BRANCH RELATIVE INTER-SEGMENT BRANCH	Xk, X1, j X1, Aj, Ak, LABEL Xk Aj, Xk

VIRTUAL STATE FLOATING-POINT INSTRUCTIONS

OP CODE	FORMAT	MNEMONIC	NAME	ADDRESS FIELD
3A 3B	jk jk	CNIF CNFI	CONVERT FROM INTEGER TO FLOATING POINT CONVERT FROM FLOATING POINT TO INTEGER	Xk, Xj ↓ ↓
30 31 32 33	jk jk jk jk	ADDF SUBF MULF DIVF	SINGLE PRECISION FLOATING POINT SUM SINGLE PRECISION FLOATING POINT DIFFERENCE SINGLE PRECISION FLOATING POINT PRODUCT SINGLE PRECISION FLOATING POINT QUOTIENT	Xk, Xj ↓ ↓
98 99 9A 9B 9E	jkQ jkQ jkQ jkQ jkQ	BRFEQ BRFNE BRFGT BRFGE BR ---	BRANCH ON EQUAL BRANCH ON NOT EQUAL BRANCH ON GREATER THAN BRANCH ON GREATER THAN OR EQUAL FP BRANCH ON EXCEPTION	Xj, Xk, LABEL ↓ ↓ ↓
3C	jk	CMPF	FLOATING POINT COMPARE *	Xk, LABEL X1, Xj, Xk
34 35 36 37	jk jk jk jk	ADDD SUBD MULD DIVD	DOUBLE PRECISION FLOATING POINT SUM DOUBLE PRECISION FLOATING POINT DIFFERENCE DOUBLE PRECISION FLOATING POINT PRODUCT DOUBLE PRECISION FLOATING POINT QUOTIENT	XXk, XXj ↓ ↓


* COMPARE RESULTS BITS 32, 33

Xj = Xk	00
Xj > Xk	01
INDEFINITE	10 (FP ONLY)
Xj < Xk	11

VIRTUAL STATE BDP INSTRUCTIONS

OP CODE	FORMAT	MNEMONIC	NAME	ADDRESS FIELD
70 71 72 73 E4 E5 74 75	jk(2) jk(2) jk(2) jk(2) jkiD(2) jkiD(2) jk(2) jk(2)	ADDN,Aj,X0 SUBN,Aj,X0 MULN,Aj,X0 DIVN,Aj,X0 SCLN,Aj,X0 SCLR,Aj,X0 CMPN,Aj,X0 MOVN,Aj,X0	DECIMAL SUM DECIMAL DIFFERENCE DECIMAL PRODUCT DECIMAL QUOTIENT DECIMAL SCALE DECIMAL SCALE ROUNDED DECIMAL COMPARE DECIMAL MOVE	Ak, X1 ↓ ↓ Ak, X1, Xi, D ↓ ↓ Ak, X1 ↓ ↓
77 E9 F3 EB 76 ED	jk(2) jkiD(2) jkiD(1) jkiD(2) jk(2) jkiD(2)	CMPB,Aj,X0 CMPC,Aj,X0 SCNB,X0 TRANB,Aj,X0 MOVB,Aj,X0 EDIT,Aj,X0	BYTE COMPARE BYTE COMPARE COLLATED BYTE SCAN WHILE NON-MEMBER BYTE TRANSLATE MOVE BYTES EDIT	Ak, X1 Ak, X1, Ai, D ↓ ↓ ↓ ↓ Ak, X1 Ak, X1, Ai, D
F9 FA FB	jkiD(1) jkiD(1) jkiD(1)	MOVI,Xi,D CMPI,Xi,D ADDI,Xi,D	MOVE IMMEDIATE DATA COMPARE IMMEDIATE DATA ADD IMMEDIATE DATA	Ak, X1, j ↓ ↓ ↓

BDP DESCRIPTOR



VIRTUAL STATE VECTOR INSTRUCTIONS (Sheet 1 OF 2)

REF NO.	OP CODE	FORMAT	MNEMONIC	NAME	ADDRESS FIELD
172	44	jkiD	ADDXV	INTEGER VECTOR SUM	Ak, Aj, Ai, D or Ak, Xj, Ai, D
173	45	jkiD	SUBXV	INTEGER VECTOR DIFFERENCE	
176	50	jkiD	CMPEQV	INTEGER VECTOR COMPARE – EQUAL	
177	51	jkiD	CMPLEV	INTEGER VECTOR COMPARE – LESS	
178	52	jkiD	CMPGEV	INTEGER VECTOR COMPARE – GREATER, EQUAL	
179	53	jkiD	CMPNEV	INTEGER VECTOR COMPARE – NOT EQUAL	
180	4D	jkiD	SHFV	SHIFT VECTOR CIRCULAR	
181	48	jkiD	IORV	LOGICAL VECTOR SUM	
182	49	jkiD	XORV	LOGICAL VECTOR DIFFERENCE	
183	4A	jkiD	ANDV	LOGICAL VECTOR PRODUCT	

VIRTUAL STATE VECTOR INSTRUCTIONS (Sheet 2 OF 2)

REF NO.	OP CODE	FORMAT	MNEMONIC	NAME	ADDRESS FIELD
184 185	4B 4C	jkiD jkiD	CNIFV CNFIV	CONVERT VECTOR FROM INTEGER TO FLOATING POINT CONVERT VECTOR FROM FLOATING POINT TO INTEGER	Ak, Aj, D or Ak, Xj, D
186 187 188 189	40 41 42 43	jkiD jkiD jkiD jkiD	ADDFV SUBFV MULFV DIVFV	FLOATING POINT VECTOR SUM FLOATING POINT VECTOR DIFFERENCE FLOATING POINT VECTOR PRODUCT FLOATING POINT VECTOR QUOTIENT	Ak, Aj, Ai, D or Ak, Xi, Ai, D
190	57	jkiD	SUMFV	FLOATING POINT VECTOR SUMMATION	Xk, Ai, D
191	54	jkiD	MRGV	MERGE VECTOR	Ak, Aj, Ai, D or Ak, Xj, Ai, D
192 193	55 56	jkiD jkiD	GTHV SCTV	GATHER VECTOR SCATTER VECTOR	Ak, Aj, Xi, D or Ak, Xj, Xi, D

INTERRUPT CONDITIONS - OX

FORMAT: jk

0	8	12	15
OP	j	k	

		INTERRUPT CONDITION																							
		MCR						UCR																	
OP	MNEMONIC	INSTRUCTION NAME	ADDRESS	48	51	52	54	55	57	58	60	61	48	49	52	53	54	55	56	57	59	60	61	62	63
00	HALT	PROGRAM ERROR	(BLANK)	X	X																				
01	SYNC	SCOPE LOOP SYNC	(BLANK)	X																					
02	EXCHANGE	EXCHANGE	(BLANK)	X			X	X																	
03	INTRUPT	PROCESSOR INTERRUPT	Xk	X								X													
04	RETURN	RETURN	(BLANK)	X	X	X	X	X	X	X	X	X	X			X				X					
05	PURGE	PURGE BUFFER	Xj, k	X	X							X	X												
06	POP	POP	(BLANK)	X	X	X	X	X	X	X					X	X				X					
07		PURGE SFSA PUSHDOWN	(BLANK)	X										X											
08	CPYTX	COPY FREE RUNNING COUNTER	Xk, Xj	X																					
09	CPYAA	COPY ADDRESS A TO A	Ak, Aj	X																					
0A	CPYXA	COPY ADDRESS X TO A	Ak, Xj	X																					
0B	CPYAX	COPY ADDRESS A TO X	Xk, Aj	X																					
0C	CPYRR	COPY HALF WORD	Xk, Xj	X																					
0D	CPYXX	COPY FULL WORD	Xk, Xj	X																					
0E	CPYSX	COPY FROM STATE REGISTER	Xk, Xj	X																					
0F	CPYXS	COPY TO STATE REGISTER	Xk, Xj	X	X								X												

INTERRUPT CONDITIONS - 1X

FORMAT: jk

0	8	12	15
OP	j	k	

				INTERRUPT CONDITION																				
				MCR								UCR												
				DET. UNCORR. ERR.	ADDR. SPEC. ERR. INST.	SPEC. ERR. ACCESS VIOLATION	SYSTEM CALL FIND PT. SPEC. ERR.	OUT. CALL/IN. O	UNIMP'D. INST. PRIV. INST. RET.	CRIT. FRAME FAULT INTER-RING POP	DIVIDE FAULT RESERVED FLAG	EXP. OVERFLOW EXP. OVERFLOW ARITH. DEBUG	INV. BDP DATA S.G. ARITH. INDEFINITE FP LOSS OF SIG.											
OP	MNEMONIC	INSTRUCTION NAME	ADDRESS	48	51	52	54	55	57	58	60	61	48	49	52	53	54	55	56	58	59	60	62	63
10	INCX	INTEGER SUM IMMEDIATE	Xk, j	X																X				
11	DECX	INTEGER DIFFERENCE IMM.	Xk, j	X																X				
12				X										X										
13				X																				
14	LBSET	TEST AND SET BIT	Xk, Aj, X0	X		X	X	X	X											X				
15				X										X										
16	TPAGE	TEST AND SET PAGE	Xk, Aj	X		X					X													
17	LPAGE	LOAD PAGE TABLE INDEX	Xk, Xj, X1	X		X							X											
18	IORX	LOGICAL SUM	Xk, Xj	X																				
19	XORX	LOGICAL DIFFERENCE	Xk, Xj	X																				
1A	ANDX	LOGICAL PRODUCT	Xk, Xj	X																				
1B	NOTX	LOGICAL COMPLEMENT	Xk, Xj	X																				
1C	INHx	LOGICAL INHIBIT	Xk, Xj	X																				
1D				X										X										
1E	MARK	MARK TO BOOLEAN	Xk, X1, j	X																				
1F	ENTZ/O/S	ENTER ZEROS/ONES/SIGNS	Xk	X																				

INTERRUPT CONDITIONS - 2X

FORMAT: jk

0	8	12	15
OP	j	k	

OP	MNEMONIC	INSTRUCTION NAME	ADDRESS	INTERRUPT CONDITION																			
				MCR								UCR											
				48	51	52	54	55	57	60	61	48	52	54	55	56	58	59	60	62	61	63	
20	ADDR	HALF WORD INTEGER SUM	Xk, Xj	X																			
21	SUBR	HALF WORD INTEGER DIFF.	Xk, Xj	X																			
22	MULR	HALF WORD INTEGER PROD.	Xk, Xj	X																			
23	DIVR	HALF WORD INTEGER QUOT.	Xk, Xj	X												X							
24	ADDX	INTEGER SUM	Xk, Xj	X																			
25	SUBX	INTEGER DIFFERENCE	Xk, Xj	X																			
26	MULX	INTEGER PRODUCT	Xk, Xj	X																			
27	DIVX	INTEGER QUOTIENT	Xk, Xj	X												X							
28	INCR	HALF WORD INT. SUM IMM.	Xk, j	X																			
29	DECR	HALF WORD INT. DIFF. IMM.	Xk, j	X																			
2A	ADDAX	ADDRESS INCREMENT INDEXED	Ak, Xj	X																			
2B			X																				
2C	CMPR	HALF WORD INT. COMPARE	X1, Xj, Xk	X																			
2D	CMPX	INTEGER COMPARE	X1, Xj, Xk	X																			
2E	BRREL	BRANCH RELATIVE	Xk	X		X			X														
2F	BRDIR	INTER-SEGMENT BRANCH	Aj, Xk	X		X	X		X	X													

INTERRUPT CONDITION																			
MCR								UCR											
DET. UNCORR. ERR.	ADDR. SPEC. ERR.	INST. SPEC. ERR.	ACCESS VIOLATION	ENV. SPEC. ERR.	SYSTEM W/O FIND	PT. SEARCH W/O FIND	OUT. CALL/IN. RET.	PRIV. INST. RET.	UNIMP'D. INST.	INTERRING POP	CRIT. FRAME FLAG	DIVIDE FAULT	RESERVED	ANITH. DEBUG	EXP. OVERFLOW	EXP. OVERFLOW	FP. LOSS OF SIG.	ARITH. INDEFINITE	INV. BDP DATA SIG.

INTERRUPT CONDITIONS - 3X


FORMAT: jk

0	8	12	15
OP	j	k	


		INTERRUPT CONDITION																							
		MCR								UCR															
		DET. UNCORR. ERR.	ADDR. SPEC. ERR.	INST. SPEC. ERR.	PT. SEARCH NO. FIND	ACCESS VIOLATION	SYSTEM CALL	OUT. CALL/IN. RET.	INV. SEGI/RN. O.	PRIV. INST. RET.	UNIMPLD. INST.	CRIT. FRAME FAULT	INTER-RING POP	DIVIDE FAULT	RESERVED FLAG	EXP. OVERFLOW	ARITH. DEBUG	EXP. UNDERFLOW	FP. UNDERFLOW	ARITH. INDEFINITE	FP. LOSS OF SIG.	INV. BDP DATA S.G.			
OP	MNEMONIC	INSTRUCTION NAME	ADDRESS	48	51	52	54	55	57	58	60	61	48	49	52	53	54	55	56	57	58	59	60	62	63
30	ADDF	SINGLE PRECISION FP SUM	Xk, Xj	X															X	X	X	X	X	X	
31	SUBF	SINGLE PRECISION FP DIFF.	Xk, Xj	X																X	X	X	X	X	
32	MULF	SINGLE PRECISION FP PROD.	Xk, Xj	X																X	X	X	X	X	
33	DIVF	SINGLE PRECISION FP QUOT.	Xk, Xj	X														X		X	X	X	X	X	
34	ADDD	DOUBLE PRECISION FP SUM	XXk, XXj	X																X	X	X	X	X	
35	SUBD	DOUBLE PRECISION FP DIFF.	XXk, XXj	X																X	X	X	X	X	
36	MULD	DOUBLE PRECISION FP PROD.	XXk, XXj	X																X	X	X	X	X	
37	DIVD	DOUBLE PRECISION FP QUOT.	XXk, XXj	X													X			X	X	X	X	X	
38				X									X												
39	ENTX	ENTER X1 IMM. LOGICAL	X1, jk	X																					
3A	CNIF	CONVERT FROM INT. TO FP	Xk, Xj	X																					
3B	CNFI	CONVERT FROM FP TO INT.	Xk, Xj	X																				X	X
3C	CMPF	FLOATING POINT COMPARE	X1, Xj, Xk	X																				X	
3D	ENTP	ENTER IMMEDIATE POSITIVE	Xk, j	X																					
3E	ENTN	ENTER IMMEDIATE NEGATIVE	Xk, j	X																					
3F	ENTL	ENTER X0 IMM. LOGICAL	X0, jk	X																					

INTERRUPT CONDITIONS — 4X

FORMAT: jkiD



OP	MNEMONIC	INSTRUCTION NAME	ADDRESS	INTERRUPT CONDITION																				
				MCR						UCR														
				48	51	52	54	55	57	58	60	61	48	49	52	54	55	56	57	58	59	60	62	63
40	ADDFV	FP VECTOR SUM		X	X	X	X	X	X	X								X	X	X	X	X	X	
41	SUBFV	FP VECTOR DIFFERENCE	Ak, Aj, Ai, D	X	X	X	X	X	X	X								X	X	X	X	X	X	
42	MULFV	FP VECTOR PRODUCT	or Ak, Xj, Ai, D	X	X	X	X	X	X	X								X	X	X	X	X	X	
43	DIVFV	FP VECTOR QUOTIENT		X	X	X	X	X	X	X							X	X	X	X	X	X	X	
44	ADDXV	INTEGER VECTOR SUM	Ak, Aj, Ai, D	X	X	X	X	X	X	X								X	X					
45	SUBXV	INTEGER VECTOR DIFFERENCE	or Ak, Xj, Ai, D	X	X	X	X	X	X	X								X	X					
46														X										
47														X										
48	IORV	LOGICAL VECTOR SUM	Ak, Aj, Ai, D	X	X	X	X	X	X	X								X						
49	XORV	LOGICAL VECTOR DIFFERENCE	or Ak, Xj, Ai, D	X	X	X	X	X	X	X								X						
4A	ANDV	LOGICAL VECTOR PRODUCT		X	X	X	X	X	X	X								X						
4B	CNIFV	CONVERT VECTOR FROM INT. TO FP	Ak, Aj, D or Ak, Xj, D	X	X	X	X	X	X	X								X						
4C	CNFIV	CONVERT VECTOR FROM FP TO INT.	Ak, Aj, D or Ak, Xj, D	X	X	X	X	X	X	X								X					X	X
4D	SHFV	SHIFT VECTOR CIRCULAR	Ak, Aj, Ai, D or Ak, Xj, Ai, D	X	X	X	X	X	X	X								X						
4E																								
4F														X										



INTERRUPT CONDITIONS — 5X, 6X

FORMAT: jkID

0	8	12	16	20	31
OP	j	k	i	D	

				INTERRUPT CONDITION																						
				MCR								UCR														
				DET. UNCORR. ERR.	ADDR. SPEC. ERR.	INST. SPEC. ERR.	ACCESS VIOLATION	FP SEARCH SEC. ERR.	SYSTEM WO. FIND	OUT. CALL/IN. RET.	PRIV. SEGRN. O.	UNIMP. INST. FAULT	CRIT. FRAME POP	INTER-RING	DIVIDE FAULT	DIV. RESERVED FLAG	ARITH. OVERFLOW	EXP. UNDERFLOW	EXP. OVERFLOW	FP LOSS OF SIG.	INV. BDP DATA	ARITH. INDEFINITE	FP LOSS OF SIG.			
OP	MNEMONIC	INSTRUCTION NAME	ADDRESS	48	51	52	54	55	56	57	58	60	61	48	52	53	54	55	56	57	58	59	60	61	62	63
50	CMPEQV	INTEGER VECTOR COMPARE =	Ak, Aj, Ai, D	X	X	X	X	X	X	X	X	X	X								X					
51	CMPLTV	INTEGER VECTOR COMPARE <	or	X	X	X	X	X	X	X	X	X	X								X					
52	CMPGEV	INTEGER VECTOR COMPARE >		X	X	X	X	X	X	X	X	X	X								X					
53	CMPNEV	INTEGER VECTOR COMPARE ≠	Ak, Xj, Ai, D	X	X	X	X	X	X	X	X	X	X								X					
54	MRGV	MERGE VECTOR	Ak, Aj, Ai, D or Ak, Xj, Ai, D	X	X	X	X	X	X	X	X	X	X								X					
55	GTHV	GATHER VECTOR	Ak, Aj, Xi, D or	X	X	X	X	X	X	X	X	X	X								X					
56	SCTV	SCATTER VECTOR	Ak, Xj, Xi, D	X	X	X	X	X	X	X	X	X	X								X					
57	SUMFV	FP VECTOR SUMMATION	Xk, Ai, D	X	X	X	X	X	X	X	X	X	X								X	X	X	X	X	X
58	TPSFV	FP VECTOR TRIAD, * +	Ak, Aj, Ai, X0, D	X	X	X	X	X	X	X	X	X	X								X					
59	TPDFV	FP VECTOR TRIAD, * -	or	X	X	X	X	X	X	X	X	X	X								X					
5A	TSPFV	FP VECTOR TRIAD, + *	Ak, Xj, Ai, X0, D	X	X	X	X	X	X	X	X	X	X								X					
5B	TDPFV	FP VECTOR TRIAD, - *		X	X	X	X	X	X	X	X	X	X								X					
5C	SUMPFV	FP VECTOR DOT PRODUCT	Xk, Aj, Ai, D or Xk, Xj, Ai, D	X	X	X	X	X	X	X	X	X	X													
5D	GTHJIV	GATHER VECTOR, INDEX	Ak, Aj, Ai, D or	X	X	X	X	X	X	X	X	X	X													
5E	SCTIV	SCATTER VECTOR, INDEX	Ak, Xj, Ai, D	X	X	X	X	X	X	X	X	X	X													
60	↓																				X					
6F																					↓					

INTERRUPT CONDITIONS - 7X

FORMAT: jk(2)

0		8		12		15
OP		j		k		

		INTERRUPT CONDITION																								
		MCR						UCR																		
		DET. UNCORR. ERR.	ADDR. INST. ERR.	SPEC. ERR.	ENV. SPEC. ACCESS VIOLATION	PT. SEARCH WO. FIND	SYSTEM CALL OUT. CAL/IN. O	UNIMPL'D. INST.	PRIV. INST. RET.	CRIT. FRAMING POP	DIVIDE FAULT	RESERVED FLAG	EXP. OVERFLOW	ARITH. OVERFLOW	ARITH. DEBUG	EXP. UNDERFLOW	FP. LOSS OF SIG.	INV. BDP DATA	ARITH. INDEFINITE SIG.							
OP	MNEMONIC	INSTRUCTION NAME	ADDRESS	49	51	52	54	55	57	58	60	61	48	49	52	53	54	55	56	57	58	59	60	61	62	63
70	ADDN, Aj, X0	DECIMAL SUM	Ak, X1	X	X	X	X	X	X	X	X	X														X
71	SUBN, Aj, X0	DECIMAL DIFFERENCE	Ak, X1	X	X	X	X	X	X	X	X	X							X	X						X
72	MULN, Aj, X0	DECIMAL PRODUCT	Ak, X1	X	X	X	X	X	X	X	X	X							X	X						X
73	DIVN, Aj, X0	DECIMAL QUOTIENT	Ak, X1	X	X	X	X	X	X	X	X	X				X			X	X						X
74	CMPN, Aj, X0	DECIMAL COMPARE	Ak, X1	X	X	X	X	X	X	X	X	X							X							X
75	MOVN, Aj, X0	DECIMAL MOVE	Ak, X1	X	X	X	X	X	X	X	X	X							X					X	X	
76	MOVB, Aj, X0	MOVE BYTES	Ak, X1	X	X	X	X	X	X	X	X	X							X							
77	CMPB, Aj, X0	BYTE COMPARE	Ak, X1	X	X	X	X	X	X	X	X	X							X							
78				X										X												
79				X										X												
7A				X										X												
7B				X										X												
7C				X										X												
7D				X										X												
7E				X										X												
7F				X										X												

INTERRUPT CONDITIONS - 8X

FORMAT: jkQ

0	8	12	16	31
OP	j	k	Q	

INTERRUPT CONDITION												
MCR						UCR						
DEF. UNCORR. ERR.	ADDR. SPEC. ERR. INST. SPEC. ERR.	PT SEARCH SPEC. ERR. ACCESS VIOLATION	SYSTEM CALL END INV. CALL/IN. RET.	PRIV. INST. RET.	UNIMP'D. INST.	CRIT. INTER-RING POP	DIVIDE FAULT	RESERVED FLAG	ARITH. DEBUG	EXP. UNDERFLOW	EXP. OVERFLOW	INV. BDP DATA SIG. ARITH. INDEFINITE FP LOSS OF SIG.
80	LMULT	LOAD MULTIPLE	Xk, Aj, Q	X	X	X	X	X			X	
81	SMULT	STORE MULTIPLE	Xk, Aj, Q	X	X	X	X	X			X	
82	LX	LOAD WORD	Xk, Aj, Q	X	X	X	X	X			X	
83	SX	STORE WORD	Xk, Aj, Q	X	X	X	X	X			X	
84	LA	LOAD ADDRESS	Ak, Aj, Q	X	X	X	X	X			X	
85	SA	STORE ADDRESS	Ak, Aj, Q	X	X	X	X	X			X	
86	LBYTP, j	LOAD BYTES, RELATIVE	Xk, Q	X	X	X	X	X			X	
87	ENTC	ENTER X1 SIGNED IMM.	X1, jkQ	X								
88	LBIT	LOAD BIT	Xk, Aj, Q, X0	X	X	X	X	X			X	
89	SBIT	STORE BIT	Xk, Aj, Q, X0	X	X	X	X	X			X	
8A	ADDRQ	HALF WD INTEGER SUM SIGNED IMM.	Xk, Xj, Q	X							X	
8B	ADDXQ	INTEGER SUM SIGNED IMM.	Xk, Xj, Q	X							X	
8C	MULRQ	HALF WD INTEGER PROD. SIGNED IMM.	Xk, Xj, Q	X							X	
8D	ENTE	ENTER Xk SIGNED IMMEDIATE	Xk, Q	X								
8E	ADDAQ	ADDRESS INCR. SIGNED IMM.	Ak, Aj, Q	X								
8F	ADDPXQ	ADDRESS RELATIVE	Ak, Xj, Q	X								

INTERRUPT CONDITIONS - 9X

FORMAT: jkQ

0		8		12		16		31
OP	j	k	Q					

INTERRUPT CONDITION																						
MCR						UCR																
DET. UNCORR. ERR.	ADDR. SPEC. ERR. INST. SPEC. ERR.	PT. SEARCH WO. FIND ENV. SPEC. ERR. ACCESS VIOLATION	SYSTEM CALL FIND OUT. CALL/IN. O	PRIV. INST. FAULT	UNMPL'D. INST. INTER-RING POP	DIVIDE FAULT	RESERVED FLAG	EXP. OVERFLOW ARITH. DEBUG	EXP. OVERFLOW FP LOSS OF SIG.	INV. BDP DATA ARITH. LOSS OF SIG. FP LOSS OF SIG.												
48	51	52	54	55	58	57	60	61	49	52	53	54	55	56	57	58	59	60	61	62	63	
90	BRREQ	BRANCH ON HALF WORD =	Xj, Xk, LABEL	X	X	X								X								
91	BRRNE	BRANCH ON HALF WORD ≠	Xj, Xk, LABEL	X	X	X								X								
92	BRRGT	BRANCH ON HALF WORD >	Xj, Xk, LABEL	X	X	X								X								
93	BRRGE	BRANCH ON HALF WORD ≥	Xj, Xk, LABEL	X	X	X								X								
94	BRXEQ	BRANCH ON =	Xj, Xk, LABEL	X	X	X								X								
95	BRXNE	BRANCH ON ≠	Xj, Xk, LABEL	X	X	X								X								
96	BRXGT	BRANCH ON >	Xj, Xk, LABEL	X	X	X								X								
97	BRXGE	BRANCH ON ≥	Xj, Xk, LABEL	X	X	X								X								
98	BRFEQ	FP BRANCH ON =	Xj, Xk, LABEL	X	X	X								X							X	
99	BRFNE	FP BRANCH ON ≠	Xj, Xk, LABEL	X	X	X								X							X	
9A	BRFGT	FP BRANCH ON >	Xj, Xk, LABEL	X	X	X								X							X	
9B	BRFGE	FP BRANCH ON ≥	Xj, Xk, LABEL	X	X	X								X							X	
9C	BRINC	BRANCH AND INCREMENT	Xj, Xk, LABEL	X	X	X								X								
9D	BRSEG	BRANCH ON SEGMENTS UNEQUAL	X1,Aj,Ak, LABEL	X	X	X								X								
9E	BR...	FP BRANCH ON EXCEPTION	Xk, LABEL	X	X	X								X								
9F	BRCR	BRANCH ON CONDITION REG.	j, k, LABEL	X	X	X								X								

INTERRUPT CONDITIONS - AX

FORMAT: jkiD

0	8	12	16	20	31
OP	j	k	i	D	

INTERRUPT CONDITION																						
MCR						UCR																
DET. UNCORR. ERR.	ADDR. SPEC. ERR. INST. SPEC. ERR.	ACCESS VIOLATION	PT SEARCH WO FND	SYSTEM CALL FND	OUT. CALL/IN. O	PRIV. INST. RET.	UNIMPL'D. INST.	CRIT. FRAME FAULT	DIVIDE FAULT	RESERVED FLAG	INT. FRAME POP	ARITH. DEBUG										
EXP. UNDERFLOW	EXP. OVERFLOW	ARITH. UNDERFLOW	FP LOSS OF SIG.	INV. BOP DATA SIG.	ARITH. LOSS OF SIG.	FP INDEFINITE	FP LOSS OF SIG.															
A0	LAI	LOAD ADDRESS INDEXED	Ak, Aj, Xi, D	X	X	X	X	X				X										
A1	SAI	STORE ADDRESS INDEXED	Ak, Aj, Xi, D	X	X	X	X	X				X										
A2	LXI	LOAD WORD INDEXED	Xk, Aj, Xi, D	X	X	X	X	X				X										
A3	SXI	STORE WORD INDEXED	Xk, Aj, Xi, D	X	X	X	X	X				X										
A4	LBYT, X0	LOAD BYTES	Xk, Aj, Xi, D	X	X	X	X	X				X										
A5	SBYT, X0	STORE BYTES	Xk, Aj, Xi, D	X	X	X	X	X				X										
A6				X							X											
A7	ADDAD	ADDRESS INCREMENT, MODULO	Ak, Aj, D, j	X																		
A8	SHFC	SHIFT WORD CIRCULAR	Xk, Xj, Xi, D	X																		
A9	SHFX	SHIFT WORD END-OFF	Xk, Xj, Xi, D	X																		
AA	SHFR	SHIFT HALF WORD END-OFF	Xk, Xj, Xi, D	X																		
AB				X							X											
AC	ISOM	ISOLATE BIT MASK	Xk, Xi, D	X	X																	
AD	ISOB	ISOLATE	Xk, Xj, Xi, D	X	X																	
AE	INSB	INSERT	Xk, Xj, Xi, D	X	X																	
AF				X							X											

INTERRUPT CONDITIONS - BX

FORMAT: jkQ

0		8		12		16		31
OP	j	k	Q					

		INTERRUPT CONDITION																							
		MCR							UCR																
		DET. UNCORR. ERR.	ADDR. SPEC. ERR.	PT. SEARCH NO. FIND	ACCESS. VIOLATION	SYSTEM NO. FIND	OUT. CALL IN. RET.	PRIV. INST. RET.	UNIMPL'D. INST.	CRIT. FRAME POP	INTER-RING POP	DIVIDE FAULT	EXP. OVERFLOW	ARITH. OVERFLOW	EXP. OVERFLOW	ARITH. OVERFLOW	FP LOSS OF SIG.	INV. BDP DATA SIG.							
B0	CALLREL	CALL RELATIVE	48	51	52	54	55	57	58	60	61	48	49	52	53	54	55	56	57	58	59	60	61	62	63
B1	KEYPOINT	KEYPOINT	X	X	X	X	X	X	X	X								X							
B2	MULXQ	INTEGER PROD. SIGNED IMMEDIATE	X		X	X	X	X	X	X									X						
B3	ENTA	ENTER X0 SIGNED IMMEDIATE	X																X						
B4	CMPXA	COMPARE SWAP	X	X	X	X	X	X	X	X									X						
B5	CALLSEG	CALL INDIRECT	X	X	X	X	X	X	X	X	X								X						
B6			X										X												
B7			X										X												
B8			X										X												
B9			X										X												
BA			X										X												
BB			X										X												
BC			X										X												
BD		(RESERVED OP CODE)	X										X												
BE		(RESERVED OP CODE)	X										X												
BF		(RESERVED OP CODE)	X										X												

INTERRUPT CONDITIONS - CX, DX

FORMAT: SjkID

0	5	8	12	16	20	31
OP	s	j	k	i		D

		INTERRUPT CONDITION																						
		MCR						UCR																
		DET. UNCORR. ERR.	ADDR. SPEC. ERR.	PT. SEARCH. SPEC. ERR.	ACCESS VIOLATION	SYSTEM CALL NO FIND	OUT. CALL/IN. O	PRIV. INST. RET.	UNIMP'D. INST.	CRIT. INTER-RING POP	DIVIDE FAULT	RESERVED FLAG	EXP. OVERFLOW	ARITH. OVERFLOW	INV. BDP DATA SIG.									
OP*	MNEMONIC	INSTRUCTION NAME	ADDRESS	48	51	52	54	55	57	58	61	48	49	52	53	54	55	56	58	59	60	62	63	
C0 ↓ C7	EXECUTE, S ↓	EXECUTE ALGORITHM 0 ↓ ↓ EXECUTE ALGORITHM 7	j, k, i, D ↓	X																				
C8 ↓ CF				X									X											
D0 ↓ D7	LBYTES, S ↓	LOAD BYTES, IMMEDIATE ↓ ↓	Xk, Aj, Xi, D ↓	X	X	X	X	X	X									X						
D8 ↓ DF	SBYTES, S ↓	STORE BYTES, IMMEDIATE ↓ ↓	Xk, Aj, Xi, D ↓	X	X	X	X	X	X									X						

* OP INCLUDES S

INTERRUPT CONDITIONS - EX

FORMAT: jkiD(2)

0	8	12	16	20	31
OP	j	k	i	D	

		INTERRUPT CONDITION																					
		MCR							UCR														
		DET. UNCORR. ERR.	ADDR. SPEC. ERR.	INST. SPEC. ERR.	ACCESS VIOLATION	SYSTEM CALL FIND	PT SEARCH WO FIND	ENV. SPEC. ERR.	OUT. CALL/IN. O	PRIV. INST. RET.	UNIMP'D. INST.	CRIT. FRAME POP	INTER-RING POP	DIVIDE FAULT	RESERVED FLAG	ARITH. OVERFLOW	EXP. UNDERFLOW	FP LOSS OF SIG.	INV. BDP DATA SIG.				
OP	MNEMONIC	INSTRUCTION NAME	ADDRESS	48	51	52	54	55	57	58	60	61	48	49	52	54	55	56	58	59	60	62	63
E0				X									X										
E1				X									X										
E2				X									X										
E3				X									X										
E4	SCLN, Aj, X0	DECIMAL SCALE	Ak, X1, Xi, D	X	X	X	X	X	X	X							X					X	X
E5	SCLR, Aj, X0	DECIMAL SCALE ROUNDED	Ak, X1, Xi, D	X	X	X	X	X	X	X							X					X	X
E6				X									X										
E7				X									X										
E8				X									X										
E9	CMPC, Aj, X0	BYTE COMPARE COLLATED	Ak, X1, Ai, D	X	X	X	X	X	X	X							X						
EA				X									X										
EB	TRANB, Aj, X0	BYTE TRANSLATE	Ak, X1, Ai, D	X	X	X	X	X	X	X							X						
EC				X									X										
ED	EDIT, Aj, X0	EDIT	Ak, X1, Ai, D	X	X	X	X	X	X	X							X						X
EE				X									X										
EF				X									X										



INTERRUPT CONDITIONS - FX

FORMAT: jkiD(1)



0	8	12	16	20	31
OP	j	k	i	D	

		INTERRUPT CONDITION																								
		MCR						UCR																		
		DET. UNCORR. ERR.	ADDR. SPEC. ERR.	INST. SPEC. ERR.	ACCESS VIOLATION	PT ENY SPEC. ERR.	SYSTEM CALL WO FIND	OUT. CALL/IN. O	PRIV. INST. RET.	UNIMPL'D. INST.	CRIT. INTER-RING POP	DIVIDE FAULT	RESERVED FLAG	EXP. OVERFLOW	EXP. UNDERFLOW	ARITH. OVERFLOW	FP LOSS OF SIG.	INV. BDP DATA SIG.	ARITH. INDEFINITE							
OP	MNEMONIC	INSTRUCTION NAME	ADDRESS	48	51	52	54	55	57	58	60	61	48	49	52	53	54	55	56	57	58	59	60	61	62	63
F0				X									X													
F1				X									X													
F2				X									X													
F3	SCNB, X0	BYTE SCAN WHILE NON-MEMBER	Ak, X1, Ai, D	X	X	X	X	X	X	X	X								X							
F4				X									X						X							X
F5				X									X													
F6				X									X													
F7				X									X													
F8				X									X													
F9	MOVI, Xi, D	MOVE IMMEDIATE DATA	Ak, X1, j	X	X	X	X	X	X	X	X								X						X	X
FA	CMPI, Xi, D	COMPARE IMMEDIATE DATA	Ak, X1, j	X	X	X	X	X	X	X	X								X						X	X
FB	ADDI, Xi, D	ADD IMMEDIATE DATA	Ak, X1, j	X	X	X	X	X	X	X	X								X	X					X	X
FC				X									X													
FD				X									X													
FE				X									X													
FF				X									X													

PERIPHERAL PROCESSOR INSTRUCTION FORMATS (VIRTUAL STATE AND CYBER 170 STATE)



16-Bit Formats



32-Bit Formats

Table 2 lists and defines the PP instruction designators.

Table 2. PP Instruction Designators

Designator	Description
f	Specifies instruction operation code.
s	Specifies I/O instruction subcode.
c	Specifies channel number.
A	Refers to the A register (arithmetic register) or the content of the A register.
(A)	Refers to the content of the word at the CM address specified by the A register.
P	Refers to the P register or to the content of the P register (program address register).
R	Refers to the R register or to the content of the R register (relocation register).
(d)	Refers to the content of the word at the PP memory address specified by the d field (direct mode).
((d))	Refers to the content of the word at the PP memory address specified by the content of the word at the PP memory address specified by the d field (indirect mode).
m+(d)	Refers to the PP memory address specified by the m field indexed by the content of the word at the PP memory address specified by the d field.
(m+(d))	Refers to the content of the word at the PP memory address specified by the m field indexed by the content of the word at the PP memory address specified by the d field (memory mode).

PP INSTRUCTIONS (VIRTUAL STATE AND CYBER 170 STATE)
(Sheet 1 OF 3)

OP CODE	MNEMONIC	NAME	OP CODE	MNEMONIC	NAME
0000 0001dm 0002dm 0003d 0004d 0005d 0006d 0007d	LJM m,d RJM m,d UJN d ZJN d NJN d PJN d MJN d	PASS LONG JUMP RETURN JUMP UNCONDITIONAL JUMP ZERO JUMP NON-ZERO JUMP PLUS JUMP MINUS JUMP	1000d 1001d 1002 1003 1004 1005 1006 1007	RDSL d RDCL d - - - - - -	CENTRAL READ AND SET LOCK CENTRAL READ AND CLEAR LOCK PASS PASS PASS PASS PASS PASS
0010d 0011d 0012d 0013d 0014d 0015d 0016d 0017d	SHN d LMN d LPN d SCN d LDN d LCN d ADN d SBN d	SHIFT LOGICAL DIFFERENCE LOGICAL PRODUCT SELECTIVE CLEAR LOAD LOAD COMPLEMENT ADD SUBTRACT	1010 1011 1012 1013 1014 1015 1016 1017	- - - - - - - -	PASS PASS PASS PASS PASS PASS PASS PASS
0020dm 0021dm 0022dm 0023dm 002400 0024d 002500 0025d 002600 002610 002620 0027d	LDC dm ADC dm LPC dm LMC dm PSN LRD d SRD d EXN MXN MAN KPT d	LOAD ADD LOGICAL PRODUCT LOGICAL DIFFERENCE PASS LOAD R PASS STORE R EXCHANGE JUMP MONITOR EXCHANGE JUMP MONITOR EXCHANGE JUMP MA KEYPOINT	1020 1021 1022d 1023d 1024dm 1025 1026d 1027	- - LPDL d LPIL d LPML m,d - INPN d -	PASS PASS LOGICAL PRODUCT LOGICAL PRODUCT LOGICAL PRODUCT PASS INTERRUPT PROCESSOR PASS

PP INSTRUCTIONS (VIRTUAL STATE AND CYBER 170 STATE)

(Sheet 2 OF 3)

OP CODE	MNEMONIC	NAME	OP CODE	MNEMONIC	NAME
0030d 0031d 0032d 0033d 0034d 0035d 0036d 0037d	LDD d ADD d SBD d LMD d STD d RAD d AOD d SOD d	LOAD ADD SUBTRACT LOGICAL DIFFERENCE STORE REPLACE REPLACE ADD ONE REPLACE SUBTRACT ONE	1030d 1031d 1032d 1033d 1034d 1035d 1036d 1037d	LDDL d ADDL d SBDL d LMDL d STDL d RADL d AODL d SODL d	LOAD ADD SUBTRACT LOGICAL DIFFERENCE STORE REPLACE REPLACE ADD ONE REPLACE SUBTRACT ONE
0040d 0041d 0042d 0043d 0044d 0045d 0046d 0047d	LDI d ADI d SBI d LMI d STI d RAI d AOI d SOI d	LOAD ADD SUBTRACT LOGICAL DIFFERENCES STORE REPLACE REPLACE ADD ONE REPLACE SUBTRACT ONE	1040d 1041d 1042d 1043d 1044d 1045d 1046d 1047d	LDIL d ADIL d SBIL d LMIL d STIL d RAIL d AOIL d SOIL d	LOAD ADD SUBTRACT LOGICAL DIFFERENCE STORE REPLACE REPLACE ADD ONE REPLACE SUBTRACT ONE
0050dm 0051dm 0052dm 0053dm 0054dm 0055dm 0056dm 0057dm	LDM m,d ADM m,d SBM m,d LMM m,d STM m,d RAM m,d AOM m,d SOM m,d	LOAD ADD SUBTRACT LOGICAL DIFFERENCE STORE REPLACE REPLACE ADD ONE REPLACE SUBTRACT ONE	1050dm 1051dm 1052dm 1053dm 1054dm 1055dm 1056dm 1057dm	LDML m,d ADML m,d SBML m,d LMML m,d STML m,d RAML m,d AOML m,d SOML m,d	LOAD ADD SUBTRACT LOGICAL DIFFERENCE STORE REPLACE REPLACE ADD ONE REPLACE SUBTRACT ONE
0060d 0061dm 0062d 0063dm	CRD d CRM m,d CWD d CWM m,d	CENTRAL READ TO d CENTRAL READ d WORDS CENTRAL WRITE FROM d CENTRAL WRITE d WORDS	1060d 1061dm 1062d 1063dm	CRDL d CRML m,d CWDL d CWML m,d	CENTRAL READ TO d CENTRAL READ d WORDS CENTRAL WRITE FROM d CENTRAL WRITE d WORDS

PP INSTRUCTIONS (VIRTUAL STATE AND CYBER 170 STATE)

(Sheet 3 OF 3)

OP CODE	MNEMONIC	NAME	OP CODE	MNEMONIC	NAME
00640cm	AJM m,c	JUMP IF CH. C ACTIVE	10640cm	FSJM m,c	JUMP IF CH. C FLAG SET
00641cm	SCF m,c	TEST AND SET CH. C FLAG	10650cm	FCJM m,c	JUMP IF CH. C FLAG CLEAR
00650cm	IJM m,c	JUMP IF CH. C INACTIVE	1066	-	PASS
00651cm	CCF c	CLEAR CH. C FLAG	1067	-	PASS
00660cm	FJM m,c	JUMP IF CH. C FULL			
00661cm	SFM m,c	JUMP IF CH. C ERROR FLAG SET			
00670cm	EJM m,c	JUMP IF CH. C EMPTY			
00671cm	CFM m,c	JUMP IF CH. C ERROR FLAG CLEAR			
00700c	IAN c	INPUT TO A FROM CH. C	1070	-	PASS
00701c	IAN 40B+c	INPUT TO A FROM CH. C	10710cm	IAPM m,c	INPUT A WORDS PACKED FROM CH. C
00710cm	IAM m,c	INPUT A WORDS FROM CH. C	1072	-	PASS
00720c	OAN c	OUTPUT FROM A ON CH. C	10730cm	OAPM m,c	OUTPUT A WORDS PACKED ON CH. C
00721c	OAN 40B+c	OUTPUT FROM A ON CH. C	1074	-	PASS
00730cm	OAM m,c	OUTPUT A WORDS ON CH. C	1075	-	PASS
00740c	ACN c	ACTIVATE CH. C	1076	-	PASS
00741c	ACN 40B+c	ACTIVATE CH. C	1077	-	PASS
00750c	DCN c	DEACTIVATE CH. C			
00751c	DCN 40B+c	DEACTIVATE CH. C			
00760c	FAN c	FUNCTION A ON CH. C			
00761c	FAN 40B+c	FUNCTION A ON CH. C			
00770cm	FNC m,c	FUNCTION M ON CH. C			
00771cm	FNC m,40B+c	FUNCTION M ON CH. C			


VIRTUAL STATE EXCHANGE PACKAGE

BYTE(HEX)	00	07 08	15 16	WORD(DEC)
0	P			0
8	VMID	UVMID	A0	1
10	Flags	Trap Enables	A1	2
18	User Mask		A2	3
20	Monitor Mask		A3	4
28	User Condition		A4	5
30	Monitor Condition		A5	6
38	Reserved	LPID	A6	7
40	Keypoint Mask		A7	8
48	Reserved		A8	9
50			A9	10
58	Process Int. Timer		AA	11
60			AB	12
68	Base Constant		AC	13
70			AD	14
78	Model Dependent Flags		AE	15
80	Segment Table Length		AF	16
88	X0			17
90	X1			18
~ ~ ~ ~ ~				
C0				24
C8	X8			25
D0	X9			26
D8	XA			27
E0	XB			28
E8	XC			29
F0	XD			30
F8	XE			31
100	XF			32
108	Model Dependent Word			33
110	Segment Table Address		Untranslatable Pointer	34
118			Trap Pointer	35
120	Debug Index	Debug Mask	Debug List Pointer	36
128	Largest Ring Number		Top of Stack Ring Number 1	37
~ ~ ~ ~ ~				
198			↓ ↓ Top of Stack Ring Number 15	51
00	07 08	15 16	63	

INTERSTATE EXCHANGE PACKAGE

BYTE(HEX)


WORD(DEC)




* Flags:

- Bit 23, Word 4 UEM Enable Flag
- Bit 24, Word 4 Expanded Addressing Select Flag (ESM Mode Flag)
- Bit 25, Word 4 Extended Block Copy Flag
- Bit 26, Word 4 Software Flag
- Bit 27, Word 4 Instruction Stack Purge Flag
- Bit 28, Word 4 Software Flag
- Bit 29, Word 4 EM-Indefinite Operand
- Bit 30, Word 4 EM-Infinite Operand
- Bit 31, Word 4 EM-Address out of Range
- Bit 31, Word 5 C170 Monitor Flag
- Bit 31, Word 6 Exit Mode Halt

DETAIL FOR VIRTUAL STATE AND INTERSTATE EXCHANGE PACKAGES




CYBER 170 STATE EXCHANGE PACKAGE



* Flags:


- | | |
|--------|---|
| Bit 56 | UEM Enable Flag |
| Bit 55 | Expanded Addressing Select Flag (ESM Mode Flag) |
| Bit 54 | Extended Block Copy Flag |
| Bit 53 | Software Flag |
| Bit 52 | Instruction Stack Purge Flag |
| Bit 51 | Software Flag |
| Bit 50 | EM-Indefinite Operand |
| Bit 49 | EM-Infinite Operand |
| Bit 48 | EM-Address out of Range |

STACK FRAME SAVE AREA




* UCR and MCR are stored on trap operations. On call operations, UCR and MCR positions in the SFSA are undefined.

STACK FRAME SAVE AREA DESCRIPTOR




- CFF CRITICAL FRAME FLAG
- OCF ON CONDITION FLAG
- PND PROCESS NOT DAMAGED FLAG
- X_S X REGISTER, STARTING NUMBER
- A_T A REGISTER, TERMINATING NUMBER
- X_T X REGISTER, TERMINATING NUMBER

CODE BASE POINTER - CBP




- VMID VIRTUAL MACHINE IDENTIFIER
- EPF EXTERNAL PROCEDURE FLAG
- R3 HIGHEST RING NUMBER FOR CALL
- RN RING NUMBER
- SEG SEGMENT NUMBER
- BN BYTE NUMBER

PROGRAM ADDRESS REGISTER - P REGISTER



SEGMENT DESCRIPTOR TABLE ENTRY - SDE



VL

- 00 INVALID ENTRY
- 01 (RESERVED)
- 10 REGULAR SEGMENT
- 11 CACHE BY-PASS SEGMENT

XP

- 00 NONEXECUTABLE SEGMENT
- 01 NONPRIVILEGED EXECUTABLE SEGMENT
- 10 LOCAL PRIVILEGED EXECUTABLE SEGMENT
- 11 GLOBAL PRIVILEGED EXECUTABLE SEGMENT

RP

- 00 NONREADABLE SEGMENT
- 01 READ CONTROLLED BY KEY/LOCK
- 10 READ NOT CONTROLLED BY KEY/LOCK
- 11 BINDING SECTION SEGMENT -
READ NOT CONTROLLED BY KEY/LOCK

WP

- 00 NONWRITABLE SEGMENT
- 01 WRITE CONTROLLED BY KEY/LOCK
- 10 WRITE NOT CONTROLLED BY KEY/LOCK
- 11 (RESERVED)

PAGE DESCRIPTOR



Bit No.	Set	Clear	
00	Valid entry	Invalid entry	Control
01	Continue search	May stop search	
02	Used	Unused	Status
03	Modified	Unmodified	

PROCESSOR REGISTER DEFINITIONS AND ACCESSES

REGISTER GROUP	REGISTER NUMBER(S)	REGISTER NAME	COPY ACCESS PRIVILEGES		MCU ACCESS	
			COPY FROM STATE REGISTER	COPY TO STATE REGISTER		
			READ	WRITE		
00-0F	00	STATUS SUMMARY	NO ACCESS			
10-1F	10	ELEMENT ID				
	11	PROCESSOR ID	UNPRIV.	NO ACCESS	R	
	12	OPTIONS INSTALLED				
	13	VIRTUAL MACHINE CAPABILITY LIST				
20-2F	21	RESERVED				
	22	PERFORMANCE MONITORING FACILITY				
	30	DEPENDENT ENVIRONMENT CONTROL				
	31	CONTROL STORE ADDRESS	NO ACCESS	NO ACCESS	R/W	
30-3F	32	CONTROL STORE BREAKPOINT				
40-4F	40	P REGISTER				
	41	MONITOR PROCESS STATE POINTER				
	42	MONITOR CONDITION REGISTER				
	43	USER CONDITION REGISTER				
	44	UNTRANSLATABLE POINTER				
	45	SEGMENT TABLE LENGTH				
	50-5F	46	SEGMENT TABLE ADDRESS	UNPRIV.	NO ACCESS	R/W
		47	BASE CONSTANT			
		48	PAGE TABLE ADDRESS			
		49	PAGE TABLE LENGTH			
4A		PAGE SIZE MASK				
	50	MODEL DEPENDENT FLAGS				
	51	MODEL DEPENDENT WORD				
60-6F	60	MONITOR MASK REGISTER				
	61	JOB PROCESS STATE POINTER	UNPRIV.	MONITOR	R/W	
	62	SYSTEM INTERVAL TIMER				
70-7F	63	KEYPOINT BUFFER POINTER				
	80-8F	PROCESSOR FAULT STATUS				
80-8F	90	RETRY CORRECTED ERROR LOG				
90-9F	91	CONTROL STORE CORRECTED ERROR LOG	UNPRIV.	GLOBAL	R/W	
A0-AF	92	CACHE CORRECTED ERROR LOG				
B0-BF	93	MAP CORRECTED ERROR LOG				
	A0	PROCESSOR TEST MODE				
C0-C3	C0-C3	TRAP ENABLES				
	C4	TRAP POINTER				
	C5	DEBUG LIST POINTER				
C0-CF	C6	KEYPOINT MASK				
	C7	RESERVED				
D0-DF	C8	RESERVED	UNPRIV.	LOCAL	R/W	
	C9	PROCESS INTERVAL TIMER				
	CA-CB	KEYPOINT ENABLE FLAG				
	E0-E1	CRITICAL FRAME FLAG				
E0-EF	E2-E3	ON CONDITION FLAG				
F0-FF	E4	DEBUG INDEX	UNPRIV.	UNPRIV.	R/W	
	E5	DEBUG MASK REGISTER				
	E6	USER MASK REGISTER				

PURGE BUFFER (05)

PURGE CACHE		PURGE MAP	
<u>k</u>		<u>k</u>	
0	512 bytes per SVA	8	PTE per SVA
1	ASID per SVA	9	PTEs in segment per SVA
2	All	A	PTE per PVA
3	512 bytes per PVA	B	SDE per PVA plus PTEs in segment per PVA
*4a.	All in Instr. Stack	**C-E	No-op
b.	No-op. Allowable per/Intersegment Branch	F	All
*5-6	No-op		
7	Seg per PVA		

* Certain processors execute as if K=7
 ** Certain processors execute as if K=F

MONITOR CONDITION REGISTER (42)

P RGTR BIT NUMBER AND DEFINITION				ASSOCIATED MONITOR MASK REGISTER BIT SET				MASK BIT CLEAR
				TRAP ENABLED		TRAP DISABLED		TRAP ENABLED OR DISABLED
				JOB MODE	MONITOR MODE	JOB MODE	MONITOR MODE	JOB OR MONITOR MODE
—	48	Detected Uncorrectable Error	Mon	EXCH	TRAP	EXCH	HALT	HALT
—	49	Unassigned		EXCH	TRAP	EXCH	HALT	HALT
P+	50	Short Warning	Sys	EXCH	TRAP	EXCH	STACK	STACK
P	51	Instruction Specification Error	Mon	EXCH	TRAP	EXCH	HALT	HALT
P	52	Address Specification Error	Mon	EXCH	TRAP	EXCH	HALT	HALT
P+	53	170 Exchange Request	Sys	EXCH	TRAP	EXCH	STACK	STACK
P	54	Access Violation	Mon	EXCH	TRAP	EXCH	HALT	HALT
P	55	Environment Specification Error	Mon	EXCH	TRAP	EXCH	HALT	HALT
	56	External Interrupt	Sys	EXCH	TRAP	EXCH	STACK	STACK
	57	Page Table Search Without Find	Mon	EXCH	TRAP	EXCH	HALT	HALT
	58	System Call	Sys	Status - This bit is a flag only and does not cause any hardware action.				
	59	System Interval Timer	Sys	EXCH	TRAP	EXCH	STACK	STACK
P/P+*	60	Invalid Segment/Ring Number Zero	Mon	EXCH	TRAP	EXCH	HALT	HALT
P	61	Outward Call/Inward Return	Mon	EXCH	TRAP	EXCH	HALT	HALT
P+	62	Soft Error Log	Sys	EXCH	TRAP	EXCH	STACK	STACK
—	63	Trap Exception	Sys	Status - This bit is a flag only and does not cause any hardware action.				

* P, unless P+ for RNO on loads

USER CONDITION REGISTER (43)

P RGTR				ASSOCIATED USER MASK REGISTER BIT SET				MASK BIT CLEAR
				TRAP ENABLED		TRAP DISABLED		TRAP ENABLED OR DISABLED
				JOB MODE	MONITOR MODE	JOB MODE	MONITOR MODE	JOB OR MONITOR MODE
BIT NUMBER AND DEFINITION								
P	48	Privileged Instruction Fault	Mon	TRAP	TRAP	EXCH	HALT	These mask bits are permanently set.
P	49	Unimplemented Instruction	Mon	TRAP	TRAP	EXCH	HALT	
P	50	Free Flag	User	TRAP	TRAP	STACK	STACK	
P+	51	Process Interval Timer	User	TRAP	TRAP	STACK	STACK	
P	52	Inter-ring Pop	Mon	TRAP	TRAP	EXCH	HALT	
P	53	Critical Frame Flag	Mon	TRAP	TRAP	EXCH	HALT	
-	54	Unassigned	User	TRAP	TRAP	STACK	STACK	
P	55	Divide Fault	User	TRAP	TRAP	STACK	STACK	STACK
P	56	Debug	User	TRAP	TRAP	STACK	STACK	STACK
P	57	Arithmetic Overflow	User	TRAP	TRAP	STACK	STACK	STACK
P+	58	Exponent Overflow	User	TRAP	TRAP	STACK	STACK	STACK
P+	59	Exponent Underflow	User	TRAP	TRAP	STACK	STACK	STACK
P+	60	F. P. Loss of Significance	User	TRAP	TRAP	STACK	STACK	STACK
P	61	F. P. Indefinite	User	TRAP	TRAP	STACK	STACK	STACK
P	62	Arithmetic Loss of Significance	User	TRAP	TRAP	STACK	STACK	STACK
P	63	Invalid BDP Data	User	TRAP	TRAP	STACK	STACK	STACK

BDP DATA TYPES

		MAXIMUM BYTE COUNT
TYPE 0	PACKED DECIMAL NO SIGN 	19
TYPE 1	PACKED DECIMAL NO SIGN SLACK DIGIT 	19
TYPE 2	PACKED DECIMAL SIGNED 	19
TYPE 3	PACKED DECIMAL SIGNED SLACK DIGIT 	19
TYPE 4	UNPACKED DECIMAL UNSIGNED 	38
TYPE 5	UNPACKED DECIMAL TRAILING SIGN COMBINED HOLLERITH 	38
TYPE 6	UNPACKED DECIMAL TRAILING SIGN SEPARATE 	38
TYPE 7	UNPACKED DECIMAL LEADING SIGN COMBINED HOLLERITH 	38
TYPE 8	UNPACKED DECIMAL LEADING SIGN SEPARATE 	38
TYPE 9	ALPHANUMERIC (ASCII) 	256
TYPE 10	BINARY UNSIGNED 	8
TYPE 11	BINARY SIGNED 2'S COMPLEMENT 	8

FLOATING POINT REPRESENTATION

		HEXADECIMAL EXPONENT INCLUDING COEFFICIENT SIGN			
		ACTUAL EXPONENT (TO THE BASE 2)		INPUT ARGUMENTS	
↑ COEFFICIENT SIGN EQUAL TO 0 (POSITIVE NUMBERS) ↓	7XXX	----		INDEFINITE	
	6FFF ↑ 5000	2 ^{12,287} ↑ 2 ^{4,096}		INFINITE	
	4FFF ↑ 4000 3FFF ↓ 3000	2 ⁴⁰⁹⁵ ↑ 2 ⁰ 2 ⁻¹ ↓ 2 ^{-4,096}	STANDARD	NUMBERS IN THIS RANGE WITH ZERO COEFFICIENTS ARE TERMED +Z3	
	2FFF ↓ 1000	2 ^{-4,097} ↓ 2 ^{-12,288}	ZERO	+Z2	
	0XXX	2 ^{-12,289} ↓ 2 ^{-16,384}	ZERO	+Z1	
	↑ COEFFICIENT SIGN EQUAL TO 1 (NEGATIVE NUMBERS) ↓	8XXX	2 ^{-16,384} ↑ 2 ^{-12,289}	ZERO	-Z1
		9000 ↑ AFFF	2 ^{-12,288} ↑ 2 ^{-4,097}	ZERO	-Z2
B000 ↑ BFFF C000 ↓ CFFF		2 ^{-4,096} ↑ 2 ⁻¹ 2 ⁰ ↓ 2 ^{4,095}	STANDARD	NUMBERS IN THIS RANGE WITH ZERO COEFFICIENTS ARE TERMED -Z3	
D000 ↓ EFFF		2 ⁴⁰⁹⁶ ↓ 2 ^{12,287}	INFINITE		
FXXX		---	INDEFINITE		

CHARACTER SET

<u>Code</u>	<u>Character</u>	<u>Code</u>	<u>Character</u>
00	NUL	20	SP
01	SOH	21	!
02	STX	22	"
03	ETX	23	#
04	EOT	24	\$
05	ENQ	25	%
06	ACK	26	&
07	BEL	27	^
08	BS	28	(
09	HT	29)
0A	LF	2A	*
0B	VT	2B	+
0C	FF	2C	~
0D	CR	2D	-
0E	SO	2E	.
0F	SI	2F	/
10	DLE	30	0
11	DC1	31	1
12	DC2	32	2
13	DC3	33	3
14	DC4	34	4
15	NAK	35	5
16	SYN	36	6
17	ETB	37	7
18	CAN	38	8
19	EM	39	9
1A	SUB	3A	:
1B	ESC	3B	;
1C	FS	3C	<
1D	GS	3D	=
1E	RS	3E	>
1F	US	3F	?

<u>Code</u>	<u>Character</u>	<u>Code</u>	<u>Character</u>
40	@	60	~
41	A	61	a
42	B	62	b
43	C	63	c
44	D	64	d
45	E	65	e
46	F	66	f
47	G	67	g
48	H	68	h
49	I	69	i
4A	J	6A	j
4B	K	6B	k
4C	L	6C	l
4D	M	6D	m
4E	N	6E	n
4F	O	6F	o
50	P	70	p
51	Q	71	q
52	R	72	r
53	S	73	s
54	T	74	t
55	U	75	u
56	V	76	v
57	W	77	w
58	X	78	x
59	Y	79	y
5A	Z	7A	z
5B	[7B	{
5C	\	7C	
5D]	7D	}
5E	^	7E	~
5F	_	7F	DEL

GLOSSARY

ASID	Active segment identifier
BDP	Business data processing
BN	Byte number
CBP	Code base pointer
CFF	Critical frame flag
EM	Exit mode
EPF	External procedure flag
LPID	Last processor identification
MCR	Monitor condition register
OCF	On-condition flag
P	Program address register
PEP	Physical ECS permission
PFA	Page frame address
PND	Process-not-damaged flag
PP	Peripheral processor
PTE	Page table entry
PVA	Process virtual address
RN	Ring number
RP	Read access control (SDE)
SDE	Segment descriptor table entry
SEG	Segment number
SFSA	Stack frame save area
SVA	System virtual address
TED	Trap enable delay flip-flop
TEF	Trap enable flip-flop
UCR	User condition register
UEM	Unified extended memory
UVMID	Untranslatable virtual machine identifier
VL	Segment validation (SDE)
VMID	Virtual machine identifier
WP	Write access control (SDE)
XP	Execute access control (SDE)

	MEMORY SIZE OPTIONS (MEGABYTES)											DUAL-CP OPTION	
	2	4	6	8	12	16	24	32	64	96	128		
CYBER 180 MODEL 810	X	X		X	X	X							NO
CYBER 170 MODEL 815	X	X		X									NO
CYBER 170 MODEL 825	X	X		X									NO
CYBER 180 MODEL 830	X	X		X	X	X							YES
CYBER 170/180 MODEL 835		X		X	X	X							YES
CYBER 180 MODEL 840						X		X	X	X	X		NO
CYBER 170/180 MODEL 845		X		X	X	X							NO
CYBER 180 MODEL 850						X		X	X	X	X		NO
CYBER 170/180 MODEL 855		X		X	X	X							YES
CYBER 180 MODEL 860						X		X	X	X	X		YES
CYBER 180 MODEL 990				X		X	X	X					YES

(continued)

M02180

	MEMORY SIZE OPTIONS (MEGABYTES)											DUAL-CP OPTION
	16	24	32	48	64	80	96	112	128	192	256	
CYBER 840S/845S	X		X		X		X		X			NO
CYBER 855S	X		X		X		X		X			YES
CYBER 840A/850A	X		X		X		X		X			NO
CYBER 860A	X		X		X		X		X			YES
CYBER 870A	X		X		X		X		X			STD
CYBER 960 MODEL 11					X				X	X	X	NO
CYBER 960/962 MODEL 31					X				X	X	X	YES
CYBER 960/962 MODEL 32					X				X	X	X	STD
CYBER 962 MODEL 11			X		X				X	X	X	NO
CYBER 990E	X		X	X	X	X	X	X	X			NO
CYBER 995E	X		X	X	X	X	X	X	X			STD

M02489-1

ORATE HEADQUARTERS
30X 0.
IEAPOLIS, MINNESOTA 55440

S OFFICES AND SERVICE CENTERS
AJOR CITIES
XIGHOUT THE WORLD

 CONTROL DATA