

PIN	SIGNAL	DIRECTION	LOCATION
101	GND		C15
102	GND		C15
103	+12V		D15
104	+12V		D15
105	+12V		C15
106	+12V		C15
107	-12V		C15
108	-12V		C15
109	D PIN		A38
110	D FDT		A38
111		NU	
112		NU	
113	+5V		C15
114	+5V		C15
115	MST		A19
116		NU	
117	MACK		A19
118	RD		D40
119	EBA		A23
120	SLB		A38
121	PF0		
122	M015		B19
123	AB08		C38
124	AB09		C38
125	AB10		A24
126	AB11		A24
127	GND		C15
128	GND		C15
129	AB12		B24
130	AB13		B24
131	AB14		A24
132	AB15		A38
133		NU	
134		NU	
135	STOP		
136	SACK		A88
137	MBIN		A38
138	MBOT		A38
139	DB00		D79
140	DB01		D79
141	DB02		C79
142	DB03		C79
143	+5V		C15

PIN	SIGNAL	DIRECTION	LOCATION
144	+5V		C15
145	AB15		C76
146	AB15		D75
147	AB15		C76
148	AB15		C76
149	AB15		NU
150	DB09		
151	DB10		
152	DB11		
153	DB12		
154	DB13		
155	DB14		
156	DB15		
157	EXEC		
158	IN	NU	
159	GND		C15
160	GND		C15
161	INCL		NU
162	OUT		NU
163	CLK		C22
164	SER		NU
165	IUR		C19
166	ILI		B82
167	IAR		NU
168	IL2		NU
169	RST		A85
170	IUA		NU
171	PLSE		B85
172	ECHO		NU
173	+5V		C15
174	+5V		C15
175	AB03		A40
176	AB04		A40
177	AB05		B40
178	AB06		B40
179	AB07		B40
180	AB00		D19
181	AB01		C40
182	AB02		C40
183	PRIN		D22
184	PR0T		D22
185	GND		C15
186	GND		C15


PIN	SIGNAL	DIRECTION	LOCATION
201	GND		B15
202	GND		B15
203	+12V		NU
204	+12V		NU
205	+12V		NU
206	+12V		NU
207	-12V		C15
208	-12V		C15
209	D-IN		D22
210	D-CT		D22
211	EBSEL		NU
212		NU	
213	+5V		B15
214	+5V		B15
215	MST		NU
216		NU	
217	MACK		B27
218	RD		NU
219	FCLK		
220	SLB		
221	PF0		NU
222	M015		B36
223	AB08		NU
224	AB09		
225	AB10		
226	AB11		NU
227	GND		B15
228	GND		B15
229	AB12		NU
230	AB13		
231	AB14		
232	AB15		NU
233	DB16		B86
234	DB17		B86
235	STOP		
236	SACK		NU
237	MBIN		C18
238	MR0T		C18
239	DB00		C79
240	DB01		C79
241	DB02		B79
242	DB03		B79
243	+5V		B15

PIN	SIGNAL	DIRECTION	LOCATION
244	+5V		B15
245	AB04		C77
246	AB05		C77
247	AB06		C77
248	AB07		B77
249	AB08		B79
250	AB09		B79
251	AB10		B79
252	AB11		A79
253	AB12		B76
254	AB13		B76
255	AB14		B76
256	AB15		A76
257	EXEC		NU
258	IN		NU
259	GND		B15
260	GND		B15
261	INCL		NU
262	OUT		
263	CLK		
264	SER		
265	IUR		NU
266	ILI		NU
267	IAR		A85
268	IL2		NU
269	RST		
270	IUA		
271	PLSE		
272	ECHO		NU
273	+5V		B15
274	+5V		B15
275	AB03		NU
276	AB04		NU
277	AB05		NU
278	AB06		C56
279	AB07		B56
280	AB00		NU
281	AB01		C48
282	AB02		C48
283	PRIN		D22
284	PR0T		D22
285	GND		B15
286	GND		B15

PIN	SIGNAL	DIRECTION	LOCATION
1	NU		
2	NU		
3	LO		A36
4	HI		A36
5	INTER		C23
6	ELW		C23
7	ELW		B23
8	E.HIGH		B23
9	GND		C23
10	GND		B23
11	GND		B23
12	GND		C23
13	NU		
14			
15			
16	NU		

OPTION BLOCK

DASH NO.	COMPONENT OPTION	JUMPER WIRE OPTION
-04	NOTUSED	120HM W1, W5
-08	2700PF, 10%, 200V	10 OHM W1, W5
-14	NOTUSED	120HM W1, W2, W3, W5
-18	2700PF, 10%, 200V	10 OHM W1, W2, W3, W5
-24	NOTUSED	120HM W1, W2, W3, W4, W5
-28	2700PF, 10%, 200V	10 OHM W1, W2, W3, W4, W5



TABULATION BLOCK

DASH NO.	DESCRIPTION
-04	4K X 16
-14	4K X 18+PARITY
-08	4K X 16
-18	4K X 18+PARITY
-24	4K X 24+PARITY
-28	4K X 24+PARITY

UNUSED GATES/IC

REF. DEG.	IC TYPE	UNUSED PINS IN	UNUSED PINS OUT
6	74500	1, 2	3
108	849	3, 10	8
100	849	12, 13	11
42	74504	1	2
17	7438	9, 10	8

COMPUTER AUTOMATION INC.

LOGIC DIAGRAM, CORE: MEMORY

SIZE: D 75-53677-XX

SCALE: NONE

SHT. 1 OF 12

REV: EG

DATE: 12-7-78

APPROVAL: [Signature]

○ DENOTES COMMON FUNCTION AND COMMON PIN CONNECTIONS OF MULTI-ELEMENT DEVICES.


FOR COMPONENT AND JUMPER WIRE OPTION SEE OPTION BLOCK

- RESISTORS ARE 5% TOLERANCE, 1/8W
- ALL RESISTOR MARKS ARE ±5%, 1/8W
- ALL 0.01UF CAPACITORS ARE ±20%, 20V
- ALL 2.2UF CAPACITORS ARE ±10%, 10V
- ALL 0.022UF CAPACITORS ARE ±20%, 20V
- ALL CAPACITOR VALUES ARE IN UF
- ALL DIMENSIONS ARE IN INCHES
- ALL DIMENSIONS ARE IN INCHES
- ALL RESISTOR VALUES ARE IN OHMS, ±5%, 1/8W
- SIGNALS MARKED → ARE OUTGOING
- SIGNALS MARKED ← ARE INCOMING
- FOR LOGIC DRAWING NO. SEE TABULATION BLOCK

NOTES: UNLESS OTHERWISE SPECIFIED

PROPRIETARY RIGHTS NOTICE
 THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. NO RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT OR INFORMATION TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF COMPUTER AUTOMATION, INC.

REVISIONS					
REV	DESCRIPTION	DR	CH	DATE	APPROVAL




SIZE	D	75-53677-XX	REV	EG
SCALE			SHT.	2 OF

75-53677-XX
 10-17-52

A

REVISIONS					
REV	DESCRIPTION	DR	CH	DATE	APPROVAL

PROPRIETARY RIGHTS NOTICE
 THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN MAY BE ACQUIRED ONLY BY A LICENSE AGREEMENT SIGNED BY A DULY AUTHORIZED REPRESENTATIVE OF COMPUTER AUTOMATION, INC.




SIZE	D	75-53671-XX	REV	EG
SCALE	SMT.3 OF		17	

D
 C
 B
 A
 75-53671-XX

REVISIONS					
REV	DESCRIPTION	DR	CH	DATE	APPROVAL


PROPRIETARY RIGHTS NOTICE
 THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF LOCKHEED CORPORATION. IT IS TO BE KEPT CONFIDENTIAL AND NOT TO BE REPRODUCED OR OTHERWISE COPIED WITHOUT THE WRITTEN PERMISSION OF LOCKHEED CORPORATION. OTHERS ARE THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN MAY BE ACQUIRED ONLY BY PERMISSION GRANTED BY A DULY AUTHORIZED REPRESENTATIVE OF LOCKHEED CORPORATION.



SIZE	D	75-53677-XX	REV	EG
SCALE			SHT.	4 OF

REVISIONS					
REV	DESCRIPTION	DR	CH	DATE	APPROVAL

PROPRIETARY RIGHTS NOTICE
 THIS DOCUMENT CONTAINS INFORMATION THAT IS THE PROPERTY OF COMPUTER AUTOMATION, INC. AND IS NOT TO BE DISCLOSED OR OTHERWISE COPIED WITHOUT THE WRITTEN PERMISSION OF COMPUTER AUTOMATION, INC. THE INFORMATION CONTAINED HEREIN MAY BE REQUIRED FOR THE PROTECTION OF THE PROPRIETARY RIGHTS OF COMPUTER AUTOMATION, INC.



D

C


B

A

SIZE	D	REV	EG
75-53677-XX			
SCALE		SHT. 5 OF	

PROPRIETARY RIGHTS NOTICE
 THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOMATION, INC. RIGHTS TO REPRODUCE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN MAY BE ACQUIRED ONLY BY PERMISSION SIGNED BY A DULY AUTHORIZED REPRESENTATIVE OF COMPUTER AUTOMATION, INC.

REVISIONS					
REV	DESCRIPTION	DR	CH	DATE	APPROVAL




SIZE	D	REV	EG
75-53677-XX		SHT. 6 OF	
SCALE			

ALL RIGHTS RESERVED

PROPRIETARY RIGHTS NOTICE
 THIS DOCUMENT AND INFORMATION CONTAINED HEREIN IS THE PROPERTY OF COMPTON AUTOMATIC, INC. AND IS TO BE KEPT IN CONFIDENCE. IT IS TO BE RETURNED TO COMPTON AUTOMATIC, INC. UPON THE COMPLETION OF THE PROJECT AND NOT TO BE REPRODUCED OR DISCLOSED TO OTHERS WITHOUT THE WRITTEN PERMISSION OF COMPTON AUTOMATIC, INC.






REVISIONS					
REV	DESCRIPTION	DR	CH	DATE	APPROVAL



D
 C
 B
 A

SIZE	D	REV	EG
75-53677-XX			
SCALE =		SHT. 7 OF	






REVISIONS					
REV	DESCRIPTION	DR	CH	DATE	APPROVAL



SIZE	D	15-53677-XX	REV	EG
SCALE	SHT. 8 OF			

PROPRIETARY RIGHTS NOTICE
 THIS DOCUMENT AND INFORMATION THAT IT CONTAINS
 IS THE PROPERTY OF COMPUTER AUTOMATION, INC.
 NO PART OF THIS DOCUMENT IS TO BE REPRODUCED OR
 TRANSMITTED IN ANY FORM OR BY ANY MEANS
 WITHOUT PERMISSION IN WRITING FROM COMPUTER
 AUTOMATION, INC.




REV	DESCRIPTION	CHK	CH	DATE	APPROVAL



SIZE	REV
D	E6
75-53677-XX	
SCALE	SHT. 10 OF

PROPERTY RIGHTS NOTICE
 THIS DOCUMENT CONTAINS
 INFORMATION OF A CONFIDENTIAL NATURE
 THE DISCLOSURE OF THIS DOCUMENT
 TO OTHERS WITHOUT THE EXPRESS WRITTEN
 PERMISSION OF THE AUTHORITY IS PROHIBITED
 COMPLETELY UNAUTHORIZED

REV	DESCRIPTION	DR	CHI	DATE	APPROVAL



PARITY OPTION

-24 AND -28 ONLY

SIZE	D	75-53677-XX	REV	E6
SCALE			SHT.	11 OF

75-53677-XX

AB00- to AB14-	ADDRESS INPUTS FROM BUSS	DR00- to DR18-	DATA REGISTER HOLDS DATA FROM THE SENSE AMPLIFIER OR FROM THE TRANSCIVER	MDSB-	MDSB BUFFERED
AB15-	BYTE MODE SELECT FROM BUSS	EBA	EXTRA BIT OF ADDRESS USED TO ALLOCATE 64K ADDRESSES	MLD-	LATCHED SLB
AB2UL-	ADDRESS GREATER OR EQUAL TO UPPER LIMIT, INHIBITS MEMORY ACCESS WHEN ACTIVE	ENABLE HIGH	SIGNAL USED FOR MEMORY BANKING WILL DISABLE THE MEMORY WHEN LOW	MR01 to MR13	ADDRESS REGISTER FOR AB9 - 11
AI*LL-	ADDRESS LESS THAN LOWER LIMIT, INHIBITS MEMORY ACCESS WHEN ACTIVE	ENABLE LOW	SIGNAL USED FOR MEMORY BANKING WILL DISABLE MEMORY WHEN HIGH	MRC, MRD, MRE	SIGNALS USED FOR DRIVE DECODING
AD*LD-	ADDRESS HOLD, LATCHES ADDRESS REGISTERS WHEN ACTIVE	EN16	ENABLES AUTOMATIC ADDRESS ALLOCATION AS A 16K MEMORY	MST-	MEMORY START IS A PROCESSOR OR DMA CONTROLLER GENERATED SIGNAL WHICH IS USED TO INITIATE A MEMORY CYCLE.
BSEL	BYTE SELECT, INDICATES MEMORY IS IN BYTE MODE. SIGNAL IS LATCHED AB15-	EN8	ENABLES AUTOMATIC ADDRESS ALLOCATION AS AN 8K MEMORY	PRIN- and PROT-	PRIORITY IN AND PRIORITY OUT. THESE LINES FORM AN INTERRUPT PRIORITY CHAIN WHICH IS STRUNG SERIALLY THROUGH ALL INTERFACE CONTROLLERS AND MEMORIES. THE MEMORY DOES NOT USE THESE LINES, BUT SIMPLY PASSES THE SIGNAL FROM PRIN- TO PROT-
BUSY-	INDICATES MEMORY OPERATION IN PROGRESS IN 16BITS ACCESS	EN4	ENABLES AUTOMATIC ADDRESS ALLOCATION AS A 4K MEMORY	RDR	DATA REGISTER RESET, RESETS ALL DATA REGISTERS AT THE START OF A MEMORY CYCLE
BYTU	BYTE UPPER, INDICATES BYTE MODE AND UPPER BYTE IS ACCESSED	J1	THIS SIGNAL USED TO CREATE THE EN SIGNALS IS NORMALLY LOW	S1	DRIVE SINK TIMING
BYTL	BYTE LOWER, INDICATES LOWER BYTE IS ACCESSED	J2	THIS SIGNAL USED TO CREATE THE EN SIGNALS IS NORMALLY HIGH	S2Y	DRIVE TIMING
CLKP-	PROCESSOR GENERATED CLOCK DRIVES THE SHIFT REGISTERS WHICH SHIFT MBIN IN AND MBOT OUT	IBIT	INHIBIT BIT USED TO INHIBIT MEMORY OPERATION IN INTERLEAVED MODE WITH THE LSB.	SASTU	SENSE AMP STROBE UPPER BYTE
CSTX	X CURRENT SOURCE TIMING	INTER-	INTERLEAVE, USED TO SELECT INTERLEAVE MODE WHEN LOW	SASTL	SENSE AMP STROBE LOWER BYTE
CSTY	Y CURRENT SOURCE TIMING	IUR	INTERRUPT REQUEST, MEMORY SIGNAL IS INVERSE OF MBOT	STRT-	SIGNAL INDICATING MST- HAS STARTED MEMORY CYCLE
D1	READ DRIVER TIMING	L10-L15	LOWER LIMIT OF ADDRESSES USED TO ESTABLISH ADDRESS ALLOCATION	TO to T7	TIMING SIGNALS FROM SHIFT REGISTER
D2	READ SINK TIMING	LSB	LEAST SIGNIFICANT BIT FOR DRIVE DECODING	TEMPA, B	CORE STACK THERMISTOR OUTPUTS USED TO REGULATE CURRENT SOURCE
DB00- to DB16-	DATA INPUT AND OUTPUT FROM DATA BUSS	MA15	INVERTED EBA USED FOR ADDRESSING TO 64K	VINH	INHIBIT DRIVER TIMING
DISF-	ENABLES THE DATA TRANSCIVERS TO TRANSMIT DATA FROM THE LOWER BYTE OF THE DATA BUSS TO THE UPPER BYTE OF MEMORY	IUR-	INTERRUPT REQUEST, MEMORY SIGNAL IS INVERSE OF MBOT	VOFF	INHIBIT DRIVER OFF TIMING
DISL-	ENABLES THE DATA TRANSCIVERS TO TRANSMIT DATA FROM THE LOWER BYTE OF THE DATA BUSS TO THE LOWER BYTE OF MEMORY	MACK-	MEMORY ACKNOWLEDGE IS A MEMORY GENERATED SIGNAL THAT IS USED TO INFORM THE PROCESSOR OR DMA CONTROLLER THAT DATA IS AVAILABLE DURING A READ OPERATION OR THAT DATA HAS BEEN ACCEPTED DURING A WRITE OPERATION	VTH	REFERENCE VOLTAGE
DISU-	ENABLES THE DATA TRANSCIVERS TO TRANSMIT DATA FROM THE LOWER BYTE OF THE DATA BUSS TO THE UPPER BYTE OF MEMORY	MBIN	MEMORY BOUNDARY IN IS THE LINE UPON WHICH THE MEMORY RECEIVES ITS LOWER LIMIT UPON POWER UP	XS0 to XS15	X CURRENT SINK CONNECTION TO CORE PLANE
DOS	DATA OUT STROBE TIMING SIGNAL GENERATED TO STROBE DATA FROM THE MEMORY	MBOT	MEMORY BOUNDARY OUT IS THE LINE UPON WHICH THE MEMORY MODULE TRANSMITS ITS UPPER BOUNDARY TO THE NEXT MEMORY, WHICH BECOMES THIS MEMORY'S LOWER BOUNDARY.	YCA0 to YCA7	Y COMMON ANODE CONNECTION TO CORE PLANE
DOGF-	ENABLES THE DATA TRANSCIVERS TO TRANSMIT DATA FROM THE UPPER BYTE OF MEMORY TO THE UPPER BYTE OF THE DATA BUSS	MDS-	MEMORY DISABLE IS A SIGNAL BY WHICH THE PROCESSOR KEEPS THE MEMORIES FROM RESPONDING TO NOISE DURING PERIODS OF POWER TRANSMISSION. THIS LINE IS ALSO USED TO RESET VARIOUS SHIFT REGISTERS AND FLIP-FLOPS UPON POWER UP.	YCC0 to YCC7	Y COMMON CATHODE CONNECTION TO CORE PLANE
DOSL-	ENABLES THE DATA TRANSCIVERS TO TRANSMIT DATA FROM THE UPPER BYTE OF MEMORY TO THE UPPER BYTE OF THE DATA BUSS			YS0 to YS7	Y CURRENT SINK CONNECTION TO CORE PLANE
DOSU-	ENABLES DATA TRANSCIVERS TO TRANSMIT DATA FROM THE UPPER BYTE OF MEMORY TO THE LOWER BYTE OF THE DATA BUSS				
DPIN- and DPOT-	THESE LINES FOR A DMA PRIORITY CHAIN WHICH IS STRUNG SERIALLY THROUGH ALL DMA CONTROLLERS AND MEMORIES. THE MEMORY DOES NOT USE THESE LINES BUT SIMPLY PASSES THE SIGNAL FROM DPIN- TO DPOT-				

PROPRIETARY RIGHTS NOTICE
 THIS DOCUMENT AND INFORMATION THAT IT CONTAINS ARE THE PROPERTY OF COMPUTER AUTOGATION, INC. RIGHTS TO DUPLICATE OR OTHERWISE COPY THIS DOCUMENT AND RIGHTS TO DISCLOSE THE DOCUMENT AND SUCH INFORMATION TO OTHERS AND THE RIGHT TO USE THE INFORMATION CONTAINED THEREIN, MAY BE ACQUIRED ONLY BY WRITTEN PERMISSION SIGNED BY A DULY AUTHORIZED OFFICER OF COMPUTER AUTOGATION, INC.

SIZE	D	REV	EG
75-53677-XX		SPT. 12 OF	

DRAWING NO. 75-53677-XX

A

D

C

←

B

RE

89

90

91

92

93

94